"A 640 Mbit/s 32-bit Pipelined Implementation of the AES Algorithm",
SECRYPT, Porto, Portugal, July 26, 2008.
"200 MS/s ADC implemented in a FPGA employing TDCs",
FPGA International Symposium on Field-Programmable Gate Arrays ACM/SIGDA 2015, Monterey, CA, USA, ACM, pp. 228-235, 02/2015.
"UML-based specifications of an embedded system oriented to HW/SW partitioning: a case study",
Languages for system specification: Selected contributions on UML, systemC, system Verilog, mixed-signal systems, and property specification from FDL'03, Norwell, MA, USA, Kluwer Academic Publishers, pp. 71-84, 2004.
"Towards a Reliability-aware Design Flow for Kahn Process Networks on NoC-based Multiprocessors",
10th Workshop on Dependability and Fault Tolerance (ARCS/VERFE'14), Lübeck, Germany, Springer, 2014.
"Systems Engineering for Assessment of Virtual Power System Implementations",
Artificial Intelligence Applications and Innovations, vol. 412: Springer Berlin Heidelberg, pp. 667-676, 2013.
"Self-Organizing Real-Time Services in Mobile Ad Hoc Networks",
Self-Organization in Embedded Real-Time Systems: Springer New York, pp. 55-74, 2013.
"Security IPs and IP Security with FPGAs",
Secure Smart Embedded Devices Platform and Applications, 2014.
"Security in NoC",
Networks-on-Chips: Theory and Practice: Taylor and Francis Group, LLC - CRC Press, pp. 157-194, 2009.
"Runtime Classification of Mobile Malware for Resource-constrained Devices",
Lecture Notes in Communications in Computer and Information Science, vol. 764: Springer International Publishing AG, pp. 195-215, 2017.
"Response Surface Modeling for Embedded System Design Space Exploration",
Multi-objective design space exploration of multiprocessor SoC architectures: the MULTICUBE approach, New York, USA, Springer, 2011.
"Progettazione e valutazione di soluzioni wireless multi-hop per il monitoraggio ambientale",
MIARIA: Techologia e Conoscenza al Servizio della Sicurezza, Missaglia, Italy, Bellavite, pp. 108-120, 2011.
"Optimization Algorithms for Embedded System Design Space Exploration",
Multi-objective design space exploration of multiprocessor SoC architectures: the MULTICUBE approach, New York, USA, Springer, 2011.
"MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures",
VLSI 2010 Annual Symposium, vol. 105, Netherlands, Springer, pp. 47-63, 2011.
"The MULTICUBE Design Flow",
Multi-objective Design Space Exploration of Multiprocessor SoC Architectures: Springer New York, pp. 3-17, 2011.
"Modeling Responsiveness of Decentralized Service Discovery in Wireless Mesh Networks",
MMB & DFT, vol. 8376: Springer International Publishing Switzerland, pp. 88-102, 2014.
"Model-Driven Evaluation of User-Perceived Service Availability",
Dependable Computing, vol. 7869: Springer Berlin Heidelberg, pp. 39-53, May, 2013.
"A Methodology for Bridging the Gap between UML and Codesign",
UML for SOC Design, Dordrecht, The Netherlands, Springer, pp. 119-146, 2005.
"MDE Support for HW/SW Codesign: a UML-based Design Flow",
Advances in Design Methods from Modeling Languages for Embedded Systems and SoC's, Dordrecht, The Netherlands, Springer, pp. 19-37, 2010.
"Malware Threats and Solutions for Trustworthy Mobile Systems Design",
Hardware Security and Trust: Design and Deployment of Integrated Circuits in a Threatened Environment, First edition; 2016: Springer, pp. 149-167, 2017.
"IPSec Database Query Acceleration",
E-business and Telecommunications, vol. 23: Springer Berlin Heidelberg, pp. 188-200, 2009.