ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
TitleRound gating for low energy block ciphers
Publication TypeConference Paper
Year of Publication2016
AuthorsBanik, S., A. Bogdanov, F. Regazzoni, T. Isobe, H. Hiwatari, and T. Akishita
Conference Name2016 IEEE International Symposium on Hardware Oriented Security and Trust, HOST
Date Published05/2016
PublisherIEEE Computer Society
Conference LocationMcLean, VA, USA
ISBN Number978-1-4673-8826-9
Keywordsalgorithm design and analysis, ciphers, clocks, computer architecture, energy consumption
Abstract

Pushed by the pervasive diffusion of devices operated by battery or by the energy harvested, energy has become one of the most important parameter to be optimized for embedded systems. Particularly relevant would be to optimize the energy consumption of security primitives. In this paper we explore design techniques for implementing block ciphers in a low energy fashion. We concentrate on round based implementation and we discuss how gating, applied at round level can affect and improve the energy consumption of the most common lightweight block cipher currently used in the internet of things. Additionally, we discuss how to needed gating wave can be generated. Experimental results show that our technique is able to reduce the energy consumption in most block ciphers by over 60% while incurring only a minimal overhead in hardware

URLhttp://dx.doi.org/10.1109/HST.2016.7495556
DOI10.1109/HST.2016.7495556