ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
Search by content:
Search by:
Export 352 results:
[ Author(Asc)] Title Type Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
Banik, S., A. Bogdanov, F. Regazzoni, T. Isobe, H. Hiwatari, and T. Akishita, "Round gating for low energy block ciphers", 2016 IEEE International Symposium on Hardware Oriented Security and Trust, HOST, McLean, VA, USA, IEEE Computer Society, pp. 55-60, 05/2016.
Banik, S., A. Bogdanov, T. Isobe, K. Shibutani, H. Hiwatari, T. Akishita, and F. Regazzoni, "Midori: A Block Cipher for Low Energy", 21st International Conference on the Theory and Application of Cryptology and Information Security ASIACRYPT 2015, vol. 9453, Auckland, New Zealand, Springer Berlin Heidelberg, pp. 411-436, 11/2015.
Banik, S., A. Bogdanov, and F. Regazzoni, "Efficient Configurations for Block Ciphers with Unified ENC/DEC Paths", Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST) 2017, 2018.
Banik, S., A. Bogdanov, and F. Regazzoni, "Compact Circuits for Combined AES", Journal of Cryptographic Engineering, In Press.
Banik, S., A. Bogdanov, and F. Regazzoni, "Exploring the energy consumption of lightweight blockciphers in FPGA", International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015, 2015, Rivera Maya, Mexico City, IEEE, pp. 1-6, 02/2016, 2015.
Balasch, J., B. Ege, T. Eisenbarth, B. Grard, Z. Gong, T. Gneysu, S. Heyse, S. Kerckhof, F. Koeune, T. Plos, et al., "Compact Implementation and Performance Evaluation of Hash Functions in ATtiny Devices", 11th Smart Card Research and Advanced Application Conference (CARDIS), Graz, Austria, November, 2012.
Balać, K., M. Prevostini, and M. Malek, "Optimizing Sensor Nodes Placement for Fault-tolerant Trilateration-based Localization", IEEE Pacific Rim International Symposium on Dependable Computing (PRDC), Zhangjiajie, China, 11/2015.
Balać, K., P. Andres Di Giulio, A V. Taddeo, and M. Prevostini, "Time of Flight Error Compensation for In-Tunnel Vehicle Localization", The Fourth International Workshop on Pervasive Networks for Emergency Management, 2014 (PerNEM'14), Budapest, Hungary, IEEE, 03/2014.
Balać, K., M. Akhmedov, M. Prevostini, and M. Malek, "Topology Optimization of Wireless Localization Networks", European Wireless 2016 , Oulu, Finland, 05/2016.
Bailey, D. V., B. Baldwin, L. Batina, D. J. Bernstein, P. Birkner, J. W. Bos, G. van Damme, G. de Meulenaer, J. Fan, F. Gurkaynak, et al., "The Certicom Challenges ECC2-X", Workshop on Special Purpose Hardware for Attacking Cryptographic Systems (SHARCS), Lausanne, Switzerland, September, 2009.
Bailey, D. V., L. Batina, D. J. Bernstein, P. Birkner, J. W. Bos, H. - Chung Chen, C. - Mou Cheng, G. van Damme, T. Güneysu, F. Gurkaynak, et al., "Breaking ECC2K-130", IACR Cryptology ePrint Archive, vol. 2009, pp. 541, 11/2009.
Baddour, R., A. Chiumento, and C. Desset, "Energy-Throughput Simulation Approach for Heterogeneous LTE scenarios", ISWCS'11: Proceedings of The Eighth International Symposium on Wireless Communication Systems, Aachen, Germany, pp. 1–5, November 6-9, 2011.
Baddour, R., A. Paspaliaris, and D. Solis Herrera, "SCV2: A model-based validation and verification approach to system-of-systems engineering", System of Systems Engineering Conference (SoSE), 2015 10th: IEEE, 05/2015.
Avasare, P., G. Vanmeerbeeck, C. Ykman-Couvreur, G. Mariani, G. Palermo, V. Zaccaria, and C. Silvano, "Linking run-time management with design space exploration at multiple abstraction levels", Proceedings of the DATE'10 workshop on Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications, Dresden, Germany, March, 2010.
Avasare, P., C. Ykman-Couvreur, G. Vanmeerbeeck, G. Mariani, G. Palermo, C. Silvano, and V. Zaccaria, "Design Space Exploration Supporting Run-time Resource Management", Multi-objective design space exploration of multiprocessor SoC architectures: the MULTICUBE approach, New York, USA, Springer, 2011.
Atasu, K., L. Breveglieri, and M. Macchetti, "Efficient AES implementations for ARM based platforms", SAC '04: Proceedings of the 2004 ACM symposium on Applied computing, Nicosia, Cyprus, ACM Press, New York, USA, pp. 841–845, 2004.
Argyris, I., M. Mura, and M. Prevostini, "Using MARTE for Designing power Supply Section of WSNs", M-BED 2010: Proceedings of the 1st Workshop on Model Based Engineering for Embedded Systems Design (a DATE 2010 Workshop), Dresden, Germany, March 12, 2010.
Amaral, J., F. Regazzoni, P. Tomas, and R. Chaves, "Accelerating differential power analysis on heterogeneous systems", The 9th Workshop on Embedded Systems Security (WESS) 2014, New Delhi, India, ACM, 10/2014.
Alippi, C., A. Galbusera, and M. Stellini, "An Application Level Synthesis Methodology for Multidimensional Embedded Processing Systems", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 11, pp. 1457-1470, November, 2003.
Alippi, C., W. Qi, and M. Roveri, "Learning in Nonstationary Environments: A Hybrid Approach", Artificial Intelligence and Soft Computing, Cham, Springer International Publishing, 2017.