"Using MARTE for Designing power Supply Section of WSNs", M-BED 2010: Proceedings of the 1st Workshop on Model Based Engineering for Embedded Systems Design (a DATE 2010 Workshop), Dresden, Germany, March 12, 2010.
"Using Multi-objective Design Space Exploration to Enable Run-time Resource Management for Reconfigurable Architectures", Proc. Design, Automation Test in Europe Conf. Exhibition (DATE), March, 2012.
"Virtual Metering for Virtual PHEV Aggregation", Proceedings of the 16th IEEE Mediterranean Electrotechnical Conference (MELECON2012), Yasmine Hammamet, Tunisia, March 25-28, 2012.
"Virtual Power Plant as a bridge between Distributed Energy Resources and Smart Grid", Proceedings of 43th Hawaii International Conference on System Sciences (HICSS'43), Hawaii, USA, January, 2010.
"WAMS - an adaptive system for knowledge acquisition and decision support: the case of Scaphoideus titanus", IOBC/WPRS European Meeting, Lacanau, France, Working Group on Integrated Protection and Production in Viticulture, pp. 57-64, 10/2011.
"What Does the Memory Say? Towards the most indicative features for efficient malware detection", CCNC 2016, The 13th Annual IEEE Consumer Communications & Networking Conference, Las Vegas, NV, USA, IEEE Communication Society, 01/2016.
"Yield Enhancement by Robust Application-specific Mapping on Network-on-Chips", NoCArc'09: Proceedings of the Second International Workshop on Network on-Chip Architectures, New York City, USA, pp. 37–42, December, 2009.
"CCM: Controlling the Change Magnitude in High Dimensional Data", In Proceedings of the 2nd INNS Conference on Big Data 2016 (INNS Big Data 2016), Thessaloniki, Greece, pp. 1-10, 10/2016.
"Adaptivity Support for MPSoCs based on Process Migration in Polyhedral Process Networks", VLSI Design, vol. 2012, no. Article ID 987209: Hindawi, pp. 15 pages, February, 2012.
"Anomaly and Change Detection in Graph Streams through Constant-Curvature Manifold Embeddings", IJCNN 2018 : International Joint Conference on Neural Networks, 07/2018.
"An Application Level Synthesis Methodology for Multidimensional Embedded Processing Systems", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 11, pp. 1457-1470, November, 2003.
"ARTE: an Application-specific Run-Time Management Framework for Multi-cores based on Queuing Models", Parallel Computing, 2013.
"Automatic Application of Power Analysis Countermeasures", IEEE Transactions on Computers, vol. PP, issue 99, 12/2013.
"Automatic Application of Power Analysis Countermeasures", IEEE Transactions on Computers , vol. 64, issue 2, pp. 329-341, 02/2015.
"Black-Hat High-Level Synthesis: Myth or Reality?", IEEE Transactions on Very Large Scale Integration Systems, In Press.
"Breaking ECC2K-130", IACR Cryptology ePrint Archive, vol. 2009, pp. 541, 11/2009.
"The Case for Polymorphic Registers in Dataflow Computing", International Journal of Parallel Programming, vol. 54, issue 5, pp. 54-62, 10/2018.
"A Cloud to the Ground: The New Frontier of Intelligent and Autonomous Networks of Things", IEEE Communication Magazine, vol. 54, issue 12, pp. 14 - 20, 11/2016.
"A Combined Design-Time/Test-Time Study of the Vulnerability of Sub-Threshold Devices to Low Voltage Fault Attacks", IEEE Transactions on Emerging Topics in Computing, vol. PP, issue 99, 04/2014.