@conference {18590, title = {High-Level Synthesis of Benevolent Trojans}, booktitle = {Proceedings of the IEEE Design, Automation and Test in Europe Conference (DATE)}, year = {2019}, author = {Pilato, Christian and Basu, Kanad and Shayan, Mohammed and Regazzoni, Francesco and Karri, Ramesh} } @inbook {18572, title = {Hardware Security and Trust: Design and Deployment of Integrated Circuits in a Threatened Environment}, year = {2017}, publisher = {Springer}, organization = {Springer}, edition = {First edition; 2016}, author = {Sklavos, Nicolas and Chaves, Ricardo and Di Natale, Giorgio and Regazzoni, Francesco} } @article {18063, title = {Harvesting the potential of nano-CMOS for lightweight cryptography: An ultra-low-voltage 65 nm AES coprocessor for passive RFID tags}, journal = {Springer Journal of Cryptographic Engineering}, volume = {1}, issue = {1}, year = {2011}, author = {Hocquet, C{\'e}dric and Kamel, Dina and Regazzoni, Francesco and Legat, Jean-Didier and Flandre, Denis and Bol, David and Standaert, Fran{\c c}ois-Xavier} } @conference {18082, title = {Hardware Trojans for Inducing or Amplifying Side-Channel Leakage of Cryptographic Software}, booktitle = {2nd International Conference on Trusted Systems (INTRUST)}, year = {2010}, month = {December}, address = {Beijing, China}, author = {Gallais, Jean-Francois and Gro{\ss}sch{\"a}dl, Johann and Hanley, Neil and Kasper, Markus and Medwed, Marcel and Regazzoni, Francesco and Schmidt, Joern-Marc and Tillich, Stefan and Wojcik, Marcin} } @conference {134.FiFePaCa10, title = {Hardware-assisted Security Enhanced Linux in Embedded Systems: a Proposal}, booktitle = {Proceedings of the 5th Workshop on Embedded Systems Security (WESS{\textquoteright}2010)}, year = {2010}, month = {October 24}, address = {Scottsdale, Arizona, USA}, abstract = {As computing and communications increasingly pervade our lives, security and protection of sensitive data and systems are emerging as extremely important issues. This is especially true for embedded systems, often operating in non-secure environments, and with limited amount of computational, storage, and communication resources available. In servers and desktop systems, Security Enhanced Linux (SELinux) is currently used as a method to enhance security by enforcing a security control based on policies that confine user programs, or processes, to the minimum amount of privileges that they require for their execution. While providing a powerful mean for enhancing security in UNIX-like systems, SELinux still remains a feature that is too heavy to be fully supported by constrained devices. In this paper, we propose a hardware architecture for enhancing security and accelerating retrieval and applications of SELinux policies in embedded processors. We describe the general ideas be hind our work, discussing motivations, advantages, and limits of the solution proposed, while suggesting the main steps needed to implement the described architecture on common embedded processors.}, keywords = {access controls, embedded systems, SELinux}, author = {Fiorin, Leandro and Ferrante, Alberto and Padarnitsas, Konstantinos and Carucci, Stefano} } @conference {132.LuNi10, title = {Hierarchical Multi-Agent Protection System for NoC based MPSoCs}, booktitle = {Proceedings of the International Workshop on Security and Dependability for Resource Constrained Embedded Systems (SD4RCES 2010)}, year = {2010}, month = {September 14}, address = {Vienna, Austria}, abstract = {Network-on-Chip (NoC) has emerged as a promising solution for scalable communication among steadily growing number of cores integrated in MultiProcessor System-on-Chips (MPSoCs). The increasing system heterogeneity together with the possibility of reconfiguration makes the overall system security one of the major concerns in MPSoC design. On the other hand, modular and scalable design of NoCs enables their enhancements in various directions for supporting services other than simple data routing. In this work we propose a conceptual solution to secure NoC based MPSoCs at different levels of design. The basic idea is to integrate various kinds of security approaches from attack specific protection strategies up to system level security. The concept aims at securing single cores but also, at the same time, prevents potential propagation of the attack through the NoC towards. We prove feasibility via prototype realization in FPGA technology.}, keywords = {multiprocessor system-on-chip (MPSoC), network-on-chip (NoC), security}, doi = {http://dx.doi.org/10.1145/1868433.1868441}, author = {Lukovi{\'c}, Slobodan and Christianos, Nikolaos} } @Patent {78.pat20080134187PATENT, title = {Hardware scheduled SMP architectures}, number = {US 11/947,278}, year = {2008}, month = {06/2008}, type = {Application}, chapter = {US 20080134187 A1}, abstract = {A symmetric multiprocessor system employing a hardware constituted real-time operating system.}, issn = {US 20080134187 A1}, author = {Lajolo, Marcello and Nacul, Andre Costi and Regazzoni, Francesco} } @conference {53.CoReLa07, title = {HardwareScheduling Support in SMP Architecture}, booktitle = {Design, Automation and Test in Europe(DATE)}, year = {2007}, month = {April 16-20}, address = {Nice, France}, abstract = {In this paper the authors propose a hardware real time operating system (HW-RTOS) that implements the OS layer in a dual-processor SMP architecture. Intertask communication is specified by means of dedicated APIs and the HW-RTOS takes care of the communication requirements of the application and also implements the task scheduling algorithm. The HW-RTOS allows to have smaller footprints, since it avoids the need to link to the final executables traditional software RTOS libraries. Moreover, the HW-RTOS is able to exploit the easy task migration feature provided by an SMP architecture much more efficiently than a traditional software RTOS, due to its faster execution and the authors show how this significantly overcomes the performance achievable with optimal static task partitioning among two processors. Preliminary results show that the hardware overhead in a dual processor architecture is less than 20K gates.}, keywords = {HW/SW co-design, multiprocessor system-on-chip (MPSoC), real time operating systems}, doi = {http://dx.doi.org/10.1109/DATE.2007.364666}, author = {Nacul, Andre Costi and Regazzoni, Francesco and Lajolo, Marcello} } @conference {54.FePi07, title = {High-level Architecture of an IPSec-dedicated System on Chip}, booktitle = {proceedings of NGI 2007}, year = {2007}, month = {May}, publisher = {IEEE Press}, organization = {IEEE Press}, address = {Trondheim, Norway}, abstract = {IPSec is a suite of protocols which adds security to communications at the IP level. Protocols within the IPSec suite make extensive use of cryptographic algorithms. Since these algorithms are computationally very intensive, some hardware acceleration is needed to support high throughput. In this paper we propose a high level architecture of a System on Chip (SoC) which implements IPSec. This SoC has been thought to be placed on the main data path of the host machine (flow-through architecture), thus allowing for transparent processing of IPSec traffic. The functionalities of the different blocks and their interactions, along with an estimation of the internal memory size, are also shown.}, keywords = {accelerator, IPSec, priority, quality of service (QoS), security, system-on-chip (SoC), SystemC}, author = {Ferrante, Alberto and Piuri, Vincenzo} } @conference {40.1127983, title = {Hardware/software partitioning of operating systems: a behavioral synthesis approach}, booktitle = {GLSVLSI {\textquoteright}06: Proceedings of the 16th ACM Great Lakes symposium on VLSI}, year = {2006}, pages = {324{\textendash}329}, publisher = {ACM Press, New York, USA}, organization = {ACM Press, New York, USA}, address = {Philadelphia, PA, USA}, abstract = {In this paper we propose a hardware real time operating system(HW-RTOS) solution that makes use of a dedicated hardware in order to replace the standard support provided by the POSIX layer of a general purpose RTOS for implementing task synchronization and scheduling. By redefining only the I/O APIs of the tasks, the HW-RTOS then takes care of the communication requirements of the original application and also implements the task scheduling algorithm. The new software application can then be compiled without any need for POSIX support. The main advantages are smaller and faster executables. We present results that show how a small hardware area, less than 10K gates, can result in a 15X performance improvement when the original software scheduler is replaced by a dedicated HW-RTOS.}, keywords = {HW/SW co-design, real time operating systems, system-on-chip (SoC)}, isbn = {1-59593-347-6}, doi = {http://doi.acm.org/10.1145/1127908.1127983}, author = {Chandra, Satish and Regazzoni, Francesco and Lajolo, Marcello} } @conference {37.RegLaj2005, title = {Hardware/Software Partitioning and Interface Synthesis in Networks On Chip}, booktitle = {IP Based SoC Design 2005}, year = {2005}, month = {December 7-8}, address = {Grenoble, France}, abstract = {With deep sub-micron technology, chip designers are expected to create System-On-Chip (SOC) solutions by connecting different Intellectual Property (IP) blocks using efficient and reliable interconnection schemes. On chip networks are quite compelling because, by applying networking techniques to on-chip communication, they allow to implement a fully distributed communication pattern with little or no global coordination. This avoids the problems due to the difficulty of implementing future chips with one single clock source and negligible skew. On the other hand, in order to benefit from the NOC communication paradigm, designers should perform a careful functional mapping for taking advantage of spatial locality, by placing the blocks that communicate more frequently closer together. This reduces the use of long global paths and the corresponding energy dissipation. In this work we show how a tile based NOC architecture can be exploited in order to support a flexible hardware/software partitioning of a system-level specification and we present a methodology for the automatic synthesis of the hardware/software interfaces.}, keywords = {HW/SW co-design, network-on-chip (NoC), system-on-chip (SoC)}, author = {Regazzoni, Francesco and Lajolo, Marcello} } @article {13.MaBer2003, title = {Hardware Implementation of the Rijndael Sbox: a Case Study}, journal = {ST Journal of System Research}, year = {2003}, month = {July}, pages = {84-91}, abstract = {The Rijndael algorithm was officially selected as the Advanced Encryption Standard in 2001 and will replace the DES in all applications, including Smart Card based products. For this kind of platform, a compact, area efficient hardware implementation of the algorithm is highly desirable. This paper describes such an implementation, which we have based on GF(28) finite field decomposition. We present our results from mappings on the STMicroelectronics ASIC technology library and discuss area, timing and power consumption figures.}, author = {Macchetti, Marco and Bertoni, Guido Marco} }