@article {18591, title = {Black-Hat High-Level Synthesis: Myth or Reality?}, journal = {IEEE Transactions on Very Large Scale Integration Systems}, year = {In Press}, doi = {10.1109/TVLSI.2018.2884742}, author = {Pilato, Christian and Basu, Kanad and Regazzoni, Francesco and Karri, Ramesh} } @article {18553, title = {Enabling Automated Bug Detection for IP-based Designs using High-Level Synthesis}, journal = {IEEE Design \& Test}, year = {In Press}, month = {2018}, doi = {10.1109/MDAT.2018.2824121}, author = {Fezzardi, Pietro and Pilato, Christian and Ferrandi, Fabrizio} } @article {18552, title = {TaintHLS: High-Level Synthesis For Dynamic Information Flow Tracking}, journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, year = {In Press}, doi = {10.1109/TCAD.2018.2834421}, author = {Pilato, Christian and Garg, Siddharth and Wu, Kaijie and Karri, Ramesh and Regazzoni, Francesco} } @conference {18590, title = {High-Level Synthesis of Benevolent Trojans}, booktitle = {Proceedings of the IEEE Design, Automation and Test in Europe Conference (DATE)}, year = {2019}, author = {Pilato, Christian and Basu, Kanad and Shayan, Mohammed and Regazzoni, Francesco and Karri, Ramesh} } @conference {18556, title = {Bridging the Gap between Software and Hardware Designers Using High-Level Synthesis}, booktitle = {Advances in Parallel Computing}, year = {2018}, doi = {10.3233/978-1-61499-843-3-622}, author = {Pilato, Christian} } @article {18549, title = {The Case for Polymorphic Registers in Dataflow Computing}, journal = {International Journal of Parallel Programming}, volume = {54}, issue = {5}, year = {2018}, month = {10/2018}, pages = {54-62}, chapter = {54}, doi = {10.1007/s10766-017-0494-1}, author = {Ciobanu, Catalin B. and Gaydadjiev, Georgi and Pilato, Christian and Sciuto, Donatella} } @conference {18551, title = {Dark{M}em: Fine-Grained Power Management of Local Memories for Accelerators in Embedded Systems}, booktitle = {Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC)}, year = {2018}, doi = {10.1109/ASPDAC.2018.8297403}, author = {Pilato, Christian and Carloni, Luca P.} } @conference {18548, title = {Panel IoT and pervasive computing: are new definitions of security and privacy needed?}, booktitle = {Malicious Software and Hardware in Internet of Things Co-located with ACM International Conference on Computing Frontiers 2018}, year = {2018}, month = {05/2018}, address = {Ischia, Naples, Italy}, author = {Ferrante, Alberto}, editor = {Palmieri, Paolo} } @conference {18585, title = {Quantum Era Challenges for Classical Computers}, booktitle = {Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation}, year = {2018}, publisher = {ACM}, organization = {ACM}, address = {New York, NY, USA}, isbn = {978-1-4503-6494-2}, doi = {10.1145/3229631.3264737}, url = {http://doi.acm.org/10.1145/3229631.3264737}, author = {Regazzoni, Francesco and Fowler, Austin and Polian, Ilia} } @article {18554, title = {Securing Hardware Accelerators: a New Challenge for High-Level Synthesis}, journal = {IEEE Embedded Systems Letters}, volume = {3}, issue = {10}, year = {2018}, month = {11/2017}, pages = {77-80}, chapter = {77}, doi = {10.1109/LES.2017.2774800}, author = {Pilato, Christian and Garg, Siddharth and Karri, Ramesh and Regazzoni, Francesco} } @conference {18584, title = {Security: The Dark Side of Approximate Computing?}, booktitle = {Proceedings of the International Conference on Computer-Aided Design}, year = {2018}, month = {11/2018}, publisher = {ACM}, organization = {ACM}, address = {New York, NY, USA}, isbn = {978-1-4503-5950-4}, doi = {10.1145/3240765.3243497}, url = {http://doi.acm.org/10.1145/3240765.3243497}, author = {Regazzoni, Francesco and Alippi, Cesare and Polian, Ilia} } @conference {18555, title = {TAO: Techniques for Algorithmic Obscuration during High-Level Synthesis}, booktitle = {Proceedings of the ACM/IEEE Design Automation Conference (DAC)}, year = {2018}, doi = {10.1145/3195970.3196126}, author = {Pilato, Christian and Regazzoni, Francesco and Karri, Ramesh and Garg, Siddharth} } @conference {18581, title = {Cross-layer Design of Reconfigurable Cyber-Physical Systems}, booktitle = {Proceedings of Design, Automation and Test in Europe (DATE) 2017}, year = {2017}, author = {Masin, Michael and Palumbo, Francesca and Myrhaug, Hans and Filho, Julio A. de Oliv and Pastena, Max and Pelcat, Maxime and Raffo, Luigi and Regazzoni, Francesco and Sanchez, Angel A. and Toffetti, Antonella and de la Torre, Eduardo and Zedda, Katiuscia} } @conference {18539, title = {Detecting changes at the sensor level in cyber-physical systems: Methodology and technological implementation}, booktitle = {2017 International Joint Conference on Neural Networks (IJCNN)}, year = {2017}, month = {May}, keywords = {actuators, adaptation mechanisms, adaptive systems, Change detection, change-point method, Computational modeling, cyber-physical systems, datastreams, fault detection and diagnosis, fault tolerant computing, ICI-based change detection test, Intelligence for Embedded and Cyber-physical Systems, Mann-Whitney change-point method, Mathematical model, model-free change detection test, Predictive models, Random variables, self-adaptive CPS, self-adaptive cyber-physical systems, self-configuration, self-healing skills, self-management, sensor acquisitions, sensor level, sensors, signal detection, Smart Sensor Networks, ST STM32 Nucleo platform, time-variant environments, Training}, doi = {10.1109/IJCNN.2017.7966066}, author = {Alippi, Cesare and D{\textquoteright}Alto, Viviana and Falchetto, Mirko and Pau, Danilo and Roveri, Manuel} } @inbook {18571, title = {Fault Attacks, Injection Techniques and Tools for Simulation}, booktitle = {Hardware Security and Trust: Design and Deployment of Integrated Circuits in a Threatened Environment}, year = {2017}, pages = {149-167}, publisher = {Springer}, organization = {Springer}, edition = {First edition; 2016}, author = {Piscitelli, Roberta and Bhasin, Shivam and Regazzoni, Francesco} } @article {18550, title = {System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip}, journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, volume = {36}, year = {2017}, pages = {435-448}, keywords = {algorithm design and analysis, Data structures, hardware, hardware accelerator, High-Level Synthesis, IP networks, Memory Design, Memory management, Multi-bank Architecture, Random access memory}, doi = {10.1109/TCAD.2016.2611506}, author = {Pilato, Christian and Mantovani, Paolo and Di Guglielmo, Giuseppe and Carloni, Luca P.} } @conference {18488, title = {Adaptable AES implementation with power-gating support}, booktitle = {International Conference on Computing Frontiers CF{\textquoteright}16}, series = {Proceedings of the ACM International Conference on Computing Frontiers}, year = {2016}, month = {05/2016}, pages = {331-334}, publisher = {ACM Ney York, NY, USA}, organization = {ACM Ney York, NY, USA}, address = {Como, Italy}, abstract = {In this paper, we propose a reconfigurable design of the Advanced Encryption Standard capable of adapting at runtime to the requirements of the target application. Reconfiguration is achieved by activating only a specific subset of all the instantiated processing elements. Further, we explore the effectiveness of power gating and clock gating methodologies to minimize the energy consumption of the processing elements not involved in computation.}, keywords = {AES implementation, power analysis attacks, power modeling}, isbn = {978-1-4503-4128-8}, doi = {10.1145/2903150.2903488}, url = {http://doi.acm.org/10.1145/2903150.2903488}, author = {Banik, Subhadeep and Bogdanov, Andrey and Fanni, Tiziana and Sau, Carlo and Raffo, Luigi and Palumbo, Francesca and Regazzoni, Francesco} } @conference {18490, title = {Topology Optimization of Wireless Localization Networks}, booktitle = {European Wireless 2016 }, year = {2016}, month = {05/2016}, address = {Oulu, Finland}, abstract = {This paper addresses topology optimization problem for an ultra wide band (UWB) localization network, where trilateration is used to obtain the target position based on its distances from fixed and known anchors. Our goal is to minimize the number of anchors needed to localize a target, while keeping the localization uncertainty lower than a given threshold in an area of arbitrary shape with obstacles. Our propagation model accounts for the presence of line of sight (LOS) between nodes, while geometric dilution of precision (GDoP) is used to express the localization error introduced by trilateration. We propose two integer linear programming formulations to solve the problem. To handle the problems of large sizes, we use the greedy placement with pruning heuristic. We test our solutions through simulation and show that the integer linear programming is appropriate to handle reasonably sized problems, and the heuristic achieves the results, in terms of the number of anchors placed, within less than 2\% of optimum on average. }, keywords = {localization network, propagation model, topology optimization, ultra wide band, wireless protocols, wireless sensor networks}, author = {Bala{\'c}, Katarina and Akhmedov, Murodzhon and Prevostini, Mauro and Malek, Miroslaw} } @conference {18579, title = {Trojans in Early Design Steps - An Emerging Threat}, booktitle = {TRUDEVICE Final Conference (FCTRU{\^a}€™16)}, year = {2016}, author = {Polian, Ilia and Becker, Georg and Regazzoni, Francesco} } @conference {18477, title = {Challenges in designing trustworthy cryptographic co-processors}, booktitle = {IEEE International Symposium on Circuits and Systems (ISCAS) 2015}, year = {2015}, month = {09/2015}, pages = {2009-2012}, publisher = {IEEE}, organization = {IEEE}, address = {Lisbon, Portugal}, abstract = {Security is becoming ubiquitous in our society. However, the vulnerability of electronic devices that implement the needed cryptographic primitives has become a major issue. This paper starts by presenting a comprehensive overview of the existing attacks to cryptography implementations. Thereafter, the state-of-the-art on some of the most critical aspects of designing cryptographic co-processors are presented. This analysis starts by considering the design of asymmetrical and symmetrical cryptographic primitives, followed by the discussion on the design and online testing of True Random Number Generation. To conclude, techniques for the detection of Hardware Trojans are also discussed}, keywords = {asymmetrical cryptographic primitives, cryptography, hardware Trojan detection techniques}, issn = {0271-4302 }, doi = {10.1109/ISCAS.2015.7169070}, url = {http://dx.doi.org/10.1109/ISCAS.2015.7169070}, author = {Regazzoni, Francesco and Graves, Ricardo and Di Natale, Giorgio and Batina, Lejla and Bhasin, Shivam and Ege, Baris and Fournaris, Apostolos P. and Mentens, Nele and Picek, Stjepan and Rozic, Vladimir and Sklavos, Nicolas and Yang, Bohan} } @conference {18481, title = {Design methodologies for securing cyber-physical systems}, booktitle = {2015 International Conference on Hardware/Software Codesign and System Synthesis CODES+ISSS}, year = {2015}, month = {10/2015}, pages = {30-36}, publisher = {IEEE}, organization = {IEEE}, address = {Amsterdam, Netherlands}, abstract = {Cyber-Physical Systems (CPS) are in most cases safety- and mission-critical. Standard design techniques used for securing embedded systems are not suitable for CPS due to the restricted computation and communication budget available in the latter. In addition, the sensitivity of sensed data and the presence of actuation components further increase the security requirements of CPS. To address these issues, it is necessary to provide new design methods in which security is considered from the beginning of the whole design flow and addressed in a holistic way. In this paper, we focus on the design of secure CPS as part of the complete CPS design process, and provide insights into new requirements on platform-aware design of control components, design methodologies and architectures posed by CPS design. We start by discussing methods for the multi-disciplinary modeling, simulation, tools, and software synthesis challenges for CPS. We also present a framework for design of secure control systems for CPS, while taking into account properties of the underlying computation and communication platforms. Finally, we describe the security challenges in the computing hardware that is used in CPS}, keywords = {cyber-physical system security, design flow, embedded systems, platform-aware design, safety-critical system, security of data, sensed data sensitivity}, isbn = {978-1-4673-8321-9}, doi = {10.1109/CODESISSS.2015.7331365}, url = {http://dx.doi.org/10.1109/CODESISSS.2015.7331365}, author = {Faruque, Mohammad Abdullah A and Regazzoni, Francesco and Pajic, Miroslav} } @conference {18480, title = {Fault attacks, injection techniques and tools for simulation}, booktitle = {10th International Conference on Design Technology of Integrated Systems in Nanoscale Era DTIS 2015}, year = {2015}, month = {04/2015}, pages = {1-6}, publisher = {IEEE}, organization = {IEEE}, address = {Naples, Italy}, abstract = {Faults attacks are a serious threat to secure devices, because they are powerful and they can be performed with extremely cheap equipment. Resistance against fault attacks is often evaluated directly on the manufactured devices, as commercial tools supporting fault evaluation do not usually provide the level of details needed to assert the security of a device. Early identification of weak points would instead be very useful as it would allow to immediately apply the appropriate countermeasures directly at design time. Moving towards this goal, in this work, we survey existing fault attacks and techniques for injecting faults, and we analyze the suitability of existing electronic design automaton commodities for estimating resistance against fault attacks. Our exploration, which includes the type of attacks that can be simulated and the limitations of each considered simulation approach, is an initial step towards the development of a complete framework for asserting fault attack robustness}, keywords = {fault attacks robustness, fault resilience, injection techniques, secure devices, security, security of data}, isbn = {978-1-4799-1999-4}, doi = {10.1109/DTIS.2015.7127352}, url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7118811}, author = {Piscitelli, Roberta and Bhasin, Shivam and Regazzoni, Francesco} } @conference {18380, title = {Optimizing Sensor Nodes Placement for Fault-tolerant Trilateration-based Localization}, booktitle = {IEEE Pacific Rim International Symposium on Dependable Computing (PRDC)}, year = {2015}, month = {11/2015}, address = {Zhangjiajie, China}, author = {Bala{\'c}, Katarina and Prevostini, Mauro and Malek, Miroslaw} } @conference {18392, title = {SCV2: A model-based validation and verification approach to system-of-systems engineering}, booktitle = {System of Systems Engineering Conference (SoSE), 2015 10th}, year = {2015}, month = {05/2015}, publisher = {IEEE}, organization = {IEEE}, abstract = {Model-Based Systems Engineering provides an effective methodology for designing complex systems and System-of-Systems. More importantly, such an approach opens the possibility to automatically generate executable simulators from system modules using model-to-code transformations, in order to verify the system model{\textquoteright}s completeness and validate design requirements. However, the user may still need to write code segments to describe the detailed functionality of system components. In this paper, we present the SCV2 tool, which allows the simulation of big size heterogeneous/multiple-class systems and system-of-systems, imposes code-model consistency and aided statechart design through reverse code-to-model transformations, and provides query-based requirement validation and functionality verification through an intuitive user interface. Finally, we present a use-case showing the utilization of the tool in the WiBRATE FP7 project for early-stage validation of system requirements.}, keywords = {Automated Code Generation, Model-based System Engineering, SoSE, StateCharts, SysML, System-of-Systems, Validation and Verification}, doi = {10.1109/SYSOSE.2015.7151960}, url = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7151960}, author = {Baddour, Rami and Paspaliaris, Alkiviadis and Herrera, Daniel Solis} } @conference {18091, title = {DRuiD: Designing Reconfigurable Architectures with Decision-making Support}, booktitle = {19th Asia and South Pacific Design Automation Conference (ASP-DAC)}, year = {2014}, month = {01/2014}, address = {Singapore}, url = {http://home.deib.polimi.it/gpalermo/papers/ASPDAC14DRUID.pdf}, author = {Mariani, Giovanni and Meeuws, Roel and Palermo, Gianluca and Sima, Vlad-Mihai and Silvano, Cristina and Bertels, Koen} } @article {18467, title = {Simulation-Time Security Margin Assessment against Power-Based Side Channel Attacks}, journal = {(IACR) Cryptology ePrint Archive}, volume = {2014}, year = {2014}, month = {05/2014}, chapter = {307}, abstract = {A sound design time evaluation of the security of a digital device is a goal which has attracted a great amount of research effort lately. Common security metrics for the attack consider either the theoretical leakage of the device, or assume as a security metric the number of measurements needed in order to be able to always recover the secret key. In this work we provide a combined security metric taking into account the computational effort needed to lead the attack, in combination with the quantity of measurements to be performed, and provide a practical lower bound for the security margin which can be employed by a secure hardware designer. This paper represents a first exploration of a design-time security metric incorporating the computational effort required to lead a power- based side channel attack in the security level assessment of the device. We take into account in our metric the possible presence of masking and hiding schemes, and we assume the best measurement conditions for the attacker, thus leading to a conservative estimate of the security of the device. We provide a practical validation of our security metric through an analysis of transistor-level accurate power simulations of a 128-bit AES core implemented on a 65 nm library.}, keywords = {AES, implementation, Side-channel analysis}, author = {Barenghi, Alessandro and Pelosi, Gerardo and Regazzoni, Francesco} } @article {18059, title = {Stealthy Dopant-Level Hardware Trojans: Extended Version}, journal = {Journal of Cryptographic Engineering}, volume = {4}, issue = {1}, year = {2014}, month = {04/2014}, pages = {19-31}, abstract = {In recent years, hardware Trojans have drawn the attention of governments and industry as well as the scientific community. One of the main concerns is that integrated circuits, e.g., for military or critical-infrastructure applications, could be maliciously manipulated during the manufacturing process, which often takes place abroad. However, since there have been no reported hardware Trojans in practice yet, little is known about how such a Trojan would look like and how difficult it would be in practice to implement one. In this paper we propose an extremely stealthy approach for implementing hardware Trojans below the gate level, and we evaluate their impact on the security of the target device. Instead of adding additional circuitry to the target design, we insert our hardware Trojans by changing the dopant polarity of existing transistors. Since the modified circuit appears legitimate on all wiring layers (including all metal and polysilicon), our family of Trojans is resistant to most detection techniques, including fine-grain optical inspection and checking against {\textquotedblleft}golden chips{\textquotedblright}. We demonstrate the effectiveness of our approach by inserting Trojans into two designs{\textemdash}a digital post-processing derived from Intel{\textquoteright}s cryptographically secure RNG design used in the Ivy Bridge processors and a side-channel resistant SBox implementation{\textemdash}and by exploring their detectability and their effects on security.}, keywords = {Hardware Trojans, Layout modifications, Malicious hardware, Trojan side-channel}, issn = {2190-8516}, doi = {10.1007/s13389-013-0068-0}, author = {Becker, Georg and Regazzoni, Francesco and Paar, Christof and Burleson, Wayne} } @conference {18047, title = {Time of Flight Error Compensation for In-Tunnel Vehicle Localization}, booktitle = {The Fourth International Workshop on Pervasive Networks for Emergency Management, 2014 (PerNEM{\textquoteright}14)}, year = {2014}, month = {03/2014}, publisher = {IEEE}, organization = {IEEE}, address = {Budapest, Hungary}, keywords = {calibration, position estimation, time of flight, vehicle localization, wireless sensor networks}, doi = {10.1109/PerComW.2014.6815226}, author = {Bala{\'c}, Katarina and Di Giulio, Pablo Andres and Taddeo, Antonio Vincenzo and Prevostini, Mauro} } @article {17735, title = {ARTE: an Application-specific Run-Time Management Framework for Multi-cores based on Queuing Models}, journal = {Parallel Computing}, year = {2013}, author = {Mariani, Giovanni and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina} } @conference {17741, title = {Calibration and in-Field Validation Tests of a Web-based Adaptive Management System for Monitoring - Scaphoideus titanus}, booktitle = {Future Integrated Pest Management in Europe}, year = {2013}, abstract = {We developed a Web-based Adaptive Management System (WAMS) within a research project, called "SMART VINEYARD", which was funded by the Swiss Federal Commission for Technology and Innovation (Project 11307.1 PFES-ES). Goal of the project was to address the challenge of proposing a decision support system to provide real-time forecast of the life stages of - Scaphoideus titanus, vector of flavescence dor{\'e}e. The benefit of using the WAMS is to decide the timing of insecticide application and the planning of in-field monitoring tasks.}, author = {Prevostini, Mauro and Taddeo, Antonio Vincenzo and Bala{\'c}, Katarina and Jermini, Mauro and Linder, Christian} } @conference {17768, title = {Characterization of In-tunnel Distance Measurements for Vehicle Localization}, booktitle = {IEEE Wireless Communications and Networking Conference (WCNC)}, year = {2013}, address = {Shanghai, P.R. China}, abstract = {An increased number of vehicular applications and services requires accurate distance measurements. Due to specific properties of radio waves propagation, it may not be effective to use ranging systems designed for other environments inside tunnels. In this paper we analysed the characteristics of time of flight based ranging for in-tunnel applications. Based on our analysis, we designed a vehicle localization system showing that the time of flight approach is a suitable, accurate and cost effective solution for this purpose. We designed and validated our solution by performing real experiments in a tunnel located in Lugano, Switzerland.}, author = {Widmann, Daniel and Bala{\'c}, Katarina and Taddeo, Antonio Vincenzo and Prevostini, Mauro and Puiatti, Alessandro} } @conference {18069, title = {Comparison of Two Cameras based on Single Photon Avalanche Diodes (SPADS) for Fluorescence Lifetime Imaging Application with Picosecond Resolution}, booktitle = {International Image Sensor Workshop (IISW)}, year = {2013}, month = {June}, address = {Snowbird Resort, Utah, USA}, author = {Powolny, Fran{\c c}ois and Burri, Samuel and Bruschini, Claudio and Michalet, Xavier and Regazzoni, Francesco and Charbon, Edoardo} } @article {18048, title = {A Configurable Monitoring Infrastructure for NoC-Based Architectures}, journal = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, volume = {PP}, issue = {99}, year = {2013}, abstract = {In this brief, we propose a monitoring architecture for networks-on-chip that provides system information useful for designers to efficiently exploit, at design time and run-time, the system resources available in multiprocessor system-on-chip platforms. We focus on the analysis of the architectural details and design challenges of such a system, by describing powerful tools for monitoring information that can be used both at run-time for detecting dynamic changes in system behavior and at post-execution time for debugging and profiling of applications. This brief describes the design of the monitoring probes, together with the events detectable by them, and discusses an architecture for collecting, storing, and analyzing the information gathered during an application execution.}, keywords = {hardware counters, networks-on-chip (NoCs), performance monitoring, systems-on-chip (SoCs).}, issn = {1063-8210}, doi = {10.1109/TVLSI.2013.2290102}, author = {Fiorin, Leandro and Palermo, Gianluca and Silvano, Cristina} } @article {18093, title = {Design-space Exploration and Runtime Resource Management for Multicores}, journal = {ACM Transactions on Embedded Computing Systems (TECS) - Special issue on application-specific processors}, volume = {13}, issue = {2}, year = {2013}, month = {09/2013}, pages = {20:1{\textendash}20:27}, abstract = {Application-specific multicore architectures are usually designed by using a configurable platform in which a set of parameters can be tuned to find the best trade-off in terms of the selected figures of merit (such as energy, delay, and area). This multi-objective optimization phase is called Design-Space Exploration (DSE). Among the design-time (hardware) configurable parameters we can find the memory subsystem configuration (such as cache size and associativity) and other architectural parameters such as the instruction-level parallelism of the system processors. Among the runtime (software) configurable parameters we can find the degree of task-level parallelism associated with each application running on the platform. The contribution of this article is twofold; first, we introduce an evolutionary (NSGA-II-based) methodology for identifying a hardware configuration which is robust with respect to applications and corresponding datasets. Second, we introduce a novel runtime heuristic that exploits design-time identified operating points to provide guaranteed throughput to each application. Experimental results show that the design-time/runtime combined approach improves the runtime performance of the system with respect to existing reference techniques, while meeting the overall power budget.}, keywords = {application-specific platforms, design-space exploration, genetic algorithms, Multicore architectures, operating systems, resource reservation, runtime resource management, throughput maximization}, issn = {1539-9087}, doi = {10.1145/2514641.2514647}, author = {Mariani, Giovanni and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina} } @conference {18090, title = {Run-time Optimization of a Dynamically Reconfigurable Embedded System Through Performance Prediction}, booktitle = {23rd International Conference on Field Programmable Logic and Applications (FPL)}, year = {2013}, month = {09/2013}, publisher = {IEEE}, organization = {IEEE}, address = {Porto, Portugal}, doi = {10.1109/FPL.2013.6645523}, author = {Mariani, Giovanni and Sima, Vlad-Mihai and Palermo, Gianluca and Zaccaria, Vittorio and Marchiori, Giacomo and Silvano, Cristina and Bertels, Koen} } @conference {18067, title = {Stealthy Dopant-Level Hardware Trojans}, booktitle = {Workshop on Cryptographic Hardware and Embedded Systems (CHES)}, year = {2013}, month = {August}, address = {Santa Barbara, California, USA}, author = {Becker, Georg and Regazzoni, Francesco and Paar, Christof and Burleson, Wayne} } @conference {18075, title = {Compact Implementation and Performance Evaluation of Block Ciphers in ATtiny Devices}, booktitle = {Progress in Cryptology - Africacrypt}, year = {2012}, month = {July}, address = {Ifrance, Morocco}, author = {Eisenbarth, Thomas and Gong, Zheng and Gneysu, Tim and Heyse, Stefan and Indesteege, Sebastiaan and Kerckhof, St{\'e}phanie and Koeune, Francois and Nad, Tomislav and Plos, Thomas and Regazzoni, Francesco and Standaert, Fran{\c c}ois-Xavier and Oldenzeel, Loic Van Oldene} } @conference {18073, title = {Compact Implementation and Performance Evaluation of Hash Functions in ATtiny Devices}, booktitle = {11th Smart Card Research and Advanced Application Conference (CARDIS)}, year = {2012}, month = {November}, address = {Graz, Austria}, author = {Balasch, Josep and Ege, Baris and Eisenbarth, Thomas and Grard, Benot and Gong, Zheng and Gneysu, Tim and Heyse, Stefan and Kerckhof, St{\'e}phanie and Koeune, Francois and Plos, Thomas and Poppelmann, Thomas and Regazzoni, Francesco and Standaert, Fran{\c c}ois-Xavier and Van Assche, Gilles and Van Keer, Ronny and Oldenzeel, Loic Van Oldene and von Maurich, Ingo} } @conference {157.mariani2012parma, title = {Evaluating Run-time Resource Management Policies for Multi-core Embedded Platforms with the EMME Evaluation Framework}, booktitle = {Workshop on Parallel Programming and Run-time Management Techniques for Many-core Architectures}, year = {2012}, month = {February}, keywords = {EMME, multi-core, run-time resource management, simulation}, author = {Mariani, Giovanni and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina} } @conference {18076, title = {LEXCOMM: A low energy, secure and flexible communication protocol for a heterogenous body sensor network}, booktitle = {IEEE-EMBS International Conference on Biomedical and Health Informatics}, year = {2012}, month = {January}, address = {Hong Kong, China}, author = {Lamichhane, Bishal and Mudda, Steven and Regazzoni, Francesco and Puiatti, Alessandro} } @article {156.MaPaSiZa12.TCAD, title = {OSCAR: an Optimization Methodology Exploiting Spatial Correlation in Multi-core Design Space}, journal = {IEEE Transactions on Computer-Aided Design}, volume = {21}, number = {-}, issue = {5}, year = {2012}, month = {05/2012}, pages = {740-753}, publisher = {IEEE}, abstract = {This paper presents OSCAR, an Optimization methodology exploiting Spatial CorrelAtion of multi-coRe design space. The paper builds upon the observation that power consumption and performance metrics of spatially close design configurations (or points) are statistically correlated. We propose to exploit the correlation by using a Response Surface Model (RSM), i.e., a closed-form expression suitable for predicting the quality of non-simulated design points. This model is useful during the design space exploration (DSE) phase to quickly converge to the Pareto set of the multi-objective problem without executing lengthy simulations. We compare the proposed heuristic with state-of-the-art approaches (conventional, RSM-based and structured DOEs). Experimental results show that OSCAR is a faster heuristic with respect to state of the art techniques such as Response-Surface Pareto Iterative Refinement - ReSPIR and Nondominated Sorting Genetic Algorithm - NSGA-II. Reported results also show that OSCAR can significantly improve structured DOE approaches by slightly increasing the number of experiments.}, keywords = {chip multi processor, correlation based design, design space exploration, multi-core, multi-objective optimization, OSCAR}, author = {Mariani, Giovanni and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @conference {17577, title = {Security Enhanced Linux on Embedded Systems: a Hardware-accelerated Implementation}, booktitle = {17th Asia and South Pacific Design Automation Conference, ASP-DAC 2012}, year = {2012}, month = {02/2012}, address = {Sydney, Australia}, abstract = {Security Enhanced Linux implements fine-grained mandatory access control. Despite its usefulness, the overhead of implementing it on embedded devices is prohibitive. Therefore, in the past it has been proposed to accelerate SELinux by means of dedicated hardware; in this work we demonstrate the feasibility of such an approach by implementing a hardware accelerator for SELinux on a FPGA-based platform. Our implementation obtains a huge reduction in the performance overhead and energy consumption of SELinux, yet employing a limited chip area.}, keywords = {authorisation, dedicated hardware, embedded systems, energy consumption, field programmable gate arrays, fine-grained mandatory access control, FPGA-based platform, hardware accelerator, hardware-accelerated implementation, linux, performance overhead reduction, security enhanced Linux}, doi = {10.1109/ASPDAC.2012.6164960}, author = {Fiorin, Leandro and Ferrante, Alberto and Padarnitsas, Konstantinos and Regazzoni, Francesco} } @conference {18074, title = {Simulation-Time Security Margin Assessment against power-based Side Channel Attacks}, booktitle = {7th Workshop on Embedded Systems Security (WESS)}, year = {2012}, month = {October}, address = {Tampere, Finland}, author = {Barenghi, Alessandro and Pelosi, Gerardo and Regazzoni, Francesco} } @conference {158.mariani2012date, title = {Using Multi-objective Design Space Exploration to Enable Run-time Resource Management for Reconfigurable Architectures}, booktitle = {Proc. Design, Automation Test in Europe Conf. Exhibition (DATE)}, year = {2012}, month = {March}, author = {Mariani, Giovanni and Sima, Vlad-Mihai and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina and Bertels, Koen} } @conference {18493, title = {ADSC: Application-Driven Storage Control for Energy Efficiency}, booktitle = {Information and Communication on Technology for the Fight against Global Warming - First International Conference ICT-GLOW}, series = {Lecture Notes in Computer Science }, volume = {6868}, year = {2011}, month = {08/2011}, pages = {165-179}, publisher = {Springer}, organization = {Springer}, address = {Toulouse, France}, abstract = {While performance and quality of service are the main criteria for application data management on storage units, energy efficiency is increasingly being stated as an additional criterion for evaluation. Due to the increasing energy consumption of storage subsystems, improving their energy efficiency is an important issue. In this paper we present a novel approach to storage management whereby both mid-level (file placement) and low level (disk mode) aspects are controlled, in a tiered storage architecture. The proposed mechanism is based on policies, and it is implemented via fuzzy logic rules, in contrast to attempting to build a model of the storage subsystem. The inputs to the storage management system are high level (application), mid level (file system) and low level (disk access patterns) information. The effectiveness of our approach has been validated by means of a case study using a TPC-C benchmark modified to access file level data. Results from this simulation are presented.}, isbn = {978-3-642-23446-0}, doi = {10.1007/978-3-642-23447-7_15}, url = {http://dx.doi.org/10.1007/978-3-642-23447-7_15}, author = {Cappiello, Cinzia and Hinostroza, Alicia and Pernici, Barbara and Sami, Mariagiovanna and Henis, Ealan and Kat, Ronen I. and Meth, Kalman Z. and Mura, Marcello} } @inbook {141.aetherinbook.2011, title = {AETHER: Self-Adaptive Networked Entities: Autonomous Computing Elements for Future Pervasive Applications and Technologies}, booktitle = {Reconfigurable Computing: From FPGAs to Hardware/Software Codesign}, year = {2011}, pages = {149{\textendash}184}, publisher = {Springer}, organization = {Springer}, address = {New York, USA}, abstract = {The AETHER project has laid the foundation of a complete new framework for designing and programming computing resources that live in changing environments and need to re-configure their objectives in a dynamic way. This chapter contributes to a strategic research agenda in the field of self-adaptive computing systems. It brings inputs to the reconfigurable hardware community and proposes directions to go for reconfigurable hardware and research on self-adaptive computing; it tries to identify some of the most promising future technologies for reconfiguration, while pointing out the main foreseen Challenges for reconfigurable hardware. This chapter presents the main solutions the AETHER project proposed for some of the major concerns in trying to engineer a self-adaptive computing system. The text exposes the AETHER vision of self-adaptation and its requirements. It describes and discusses the proposed solutions for tackling self-adaptivity at the various levels of abstractions. It exposes how the developed technologies could be put together in a real methodology and how self-adaptation could then be used in potential applications. Finally and based on lessons learned from AETHER, we discuss open issues and research opportunities and put those in perspective along other investigations and roadmaps.}, isbn = {978-1-4614-0061-5}, author = {Gamrat, Christian and Philippe, Jean-Marc and Jesshope, Chris and Shafarenko, Alex and Bisdounis, Labros and Bondi, Umberto and Ferrante, Alberto and Cabestany, Joan and Huebner, Michael and Parsinnen, Juha and Kadlec, Jiri and Danek, Martin and Tain, Benoit and Eisenbach, Susan and Auguin, Michel and Diguet, Jean-Philippe and Lenormand, Eric and Roux, Jean-Luc}, editor = {Cardoso, Joao Manuel Pai and Huebner, Michael} } @conference {149.MaPaSiZa.SASP11, title = {ARTE: an Application-specific Run-Time Management Framework for Multi-core Systems}, booktitle = {Proceedings IEEE SASP{\textquoteright}11 - Symposium on Application Specific Processors}, year = {2011}, month = {June}, address = {San Diego, CA, USA}, abstract = {Programmable multi-core and many-core platforms increase exponentially the challenge of task mapping and scheduling, provided that enough task-parallelism does exist for each application. This problem worsens when dealing with small ecosystems such as embedded systems-on-chip. In fact, in this case, the assumption of exploiting a traditional operating system is out of context given the memory available to satisfy the run-time footprint of such a configuration. An efficient Run-time Resource Management (RRM) becomes of paramount importance to dispatch tasks to the cores by taking into account the task-parallelization options that each application provides. State-of-the-art approaches to RRM try to allocate re- sources to maximize the instantaneous throughput while meeting a power budget constraint. In this paper, we will show that queuing theory can be an alternative yet effective way of solving resource allocation by presenting ARTE, an Application-specific Run-Time managEment framework. The framework exploits few assumptions about the target many-core computing fabric such as the availability of performance (throughput) information about the platform applications. We will show that this information can be combined, at run-time, with queuing models to enhance the response time of the applications by pounding the actual effect on the system power consumption better than previous approaches. Experimental results show that, compared to reference state-of-the-art RRM techniques, ARTE is able to efficiently improve system performance by pro-actively reducing the response time while meeting the same power consumption requirements. Besides, we will show that the run-time overhead of ARTE does not signicantly impact neither the system performance nor the on-chip-memory occupation.}, doi = {http://dx.doi.org/10.1109/SASP.2011.5941085}, author = {Mariani, Giovanni and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @conference {152.KrLeAhPoLi11.SiPS, title = {Beamforming for interference mitigation and its implementation on an SDR baseband processor}, booktitle = {SiPS{\textquoteright}11: Proceedings of the IEEE Workshop on Signal Processing Systems}, year = {2011}, month = {October 4-7}, pages = {1{\textendash}6}, address = {Beirut, Lebanon}, abstract = {We present the first implementation of a distributed beamforming algorithm for interference mitigation on an SDR baseband processor. Co-channel interference (CCI) is becoming a major source of impairments in wireless communications and distributed beamforming is a promising technique to mitigate its negative impact. However, such schemes are challenging to implement in practical scenarios due to their complexity and synchronization requirements. In this paper, we report on implementation of a suboptimal, yet efficient, beamforming scheme for CCI mitigation and present the complexity modeling and algorithm transformations for achieving numerically stability. We also present the fixed-point quantization and the proper mapping on a parallel programmable baseband architecture aimed for software-defined radio (SDR). We optimize this algorithm for a coarse grained reconfigurable array (CGRA) processor and evaluate it in the context of the LTE standard.}, keywords = {beamforming, coarse grained reconfigurable array (CGRA), fixed-point arithmetic, long term evolution (LTE), software defined radio (SDR)}, doi = {http://dx.doi.org/10.1109/SiPS.2011.6088973}, author = {Krdu, Adrian and Lebrun, Yann and Ahmad, Ubaid and Pollin, Sofie and Li, Min} } @inbook {18092, title = {Design Space Exploration for Run-Time Management of a Reconfigurable System for Video Streaming}, booktitle = {Multi-objective design space exploration of multiprocessor SoC architectures: the MULTICUBE approach}, year = {2011}, pages = {189-204}, publisher = {Springer}, organization = {Springer}, edition = {1}, isbn = {978-1-4419-8836-2}, author = {Mariani, Giovanni and Avasare, Prabhat and Ykman-Couvreur, Chantal and Vanmeerbeeck, Geert and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio}, editor = {Silvano, Cristina and Fornaciari, William and Villar, Eugenio} } @inbook {138.MaAvYkVaPaSiZa.2011, title = {Design Space Exploration of a Reconfigurable System for Supporting Video Streaming Run-time Management}, booktitle = {Multi-objective design space exploration of multiprocessor SoC architectures: the MULTICUBE approach}, year = {2011}, publisher = {Springer}, organization = {Springer}, address = {New York, USA}, abstract = {This paper reports a case study of Design Space Exploration for supporting Run-time Resource Management (RRM). In particular the management of system resources for an MPSoC dedicated to multiple MPEG4 encoding is addressed in the context of an Automotive Cognitive Safety System (ACSS). The runtime management problem is defined as the minimization of the platform power consumption under resource and Quality of Service (QoS) constraints. The paper provides an insight of both, design-time and run-time aspects of the problem. During the prelimiary design-time Design Space Exploration (DSE) phase, the best configurations of run-time tunable parameters are statically identified for providing the best trade-offs in terms of run-time costs and application QoS. To speed up the optimization process without reducing the quality of final results, a multi-simulator framework is used for modeling platform performance. At run-time, the RRM exploits the design-time DSE results for deciding an operating configuration to be loaded for each MPEG4 encoder. This operation is carried out dynamically, by following the QoS requirements of the specific use-case.}, author = {Mariani, Giovanni and Avasare, Prabhat and Ykman-Couvreur, Chantal and Vanmeerbeeck, Geert and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @inbook {140.KaTuPaSiZaMaBoDo.2011, title = {Design Space Exploration of Parallel Architectures}, booktitle = {Multi-objective design space exploration of multiprocessor SoC architectures: the MULTICUBE approach}, year = {2011}, publisher = {Springer}, organization = {Springer}, address = {New York, USA}, abstract = {This chapter will present two significant applications of the MULTICUBE design space exploration framework. The first part will present the design space exploration of a low power processor developed by STMicroelectronics by using the modeFRONTIER tool to demonstrate the benefits DSE not only in terms of objective quality, but also in terms of impact on the design process within the corporate environment. The second part will describe the application of RSM models developed within MULTICUBE to a tiled, multiple-instruction, many-core architecture developed by ICT China. Overall, the results have showed that different models can present a trade-off of accuracy versus computational effort. In fact, throughout the evaluation, we observed that high accuracy models require high computational time (for both model construction time and prediction time); vice-versa low model construction and prediction time has led to low accuracy.}, author = {Kavka, Carlos and Turco, Alessandro and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio and Mariani, Giovanni and Bocchio, Sara and Dongrui, Fan} } @inbook {144.AvYkVaMaPaSiZa.2011, title = {Design Space Exploration Supporting Run-time Resource Management}, booktitle = {Multi-objective design space exploration of multiprocessor SoC architectures: the MULTICUBE approach}, year = {2011}, publisher = {Springer}, organization = {Springer}, address = {New York, USA}, abstract = {Running multiple applications optimally in terms of Quality of Service (e.g., performance and power consumption) on embedded multi-core platforms is a huge challenge.Moreover, current applications exhibit unpredictable changes of the environment and workload conditions which makes the task of running them optimally even more difficult. This dynamic trend in application runs will grow even more in future applications. This paper presents an automated tool flow which tackles this challenge by a two-step approach: first at design-time, a Design Space Exploration (DSE) tool is coupled with a platform simulator(s) to get optimum operating points for the set of target applications. Secondly, at run-time, a lightweight Run-time Resource Manager (RRM) leverages the design-time DSE results for deciding an operating configuration to be loaded at run-time for each application. This decision is performed dynamically, by taking into consideration available platform resources and the QoS requirements of the specific use-case. To keep RRM execution and resource overhead at minimum, a very fast optimisation heuristic is integrated. Application of this tool-flow on a real-life multimedia use case (described in Chapter 9 of the book of this paper) will demonstrate a significant speedup in optimisation process while maintaining desired Quality of Service.}, author = {Avasare, Prabhat and Ykman-Couvreur, Chantal and Vanmeerbeeck, Geert and Mariani, Giovanni and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @conference {18077, title = {Fresh Re-Keying II: Securing Multiple Parties against Side-Channel and Fault Attacks}, booktitle = {10th Smart Card Research and Advanced Application Conference (CARDIS)}, year = {2011}, month = {September}, address = {Leuven, Belgium}, author = {Medwed, Marcel and Petit, Christophe and Regazzoni, Francesco and Renauld, Mathieu and Standaert, Fran{\c c}ois-Xavier} } @article {145.YkAvMaZaPaSi11, title = {Linking run-time resource management of embedded multi-core platforms with automated design-time exploration}, journal = {IET Computers and Digital Techniques}, volume = {5}, number = {-}, year = {2011}, pages = {123{\textendash}135}, abstract = {Nowadays, owing to unpredictable changes of the environment and workload variation, optimally running multiple applications in terms of quality, performance and power consumption on embedded multi-core platforms is a huge challenge. A lightweight run-time manager, linked with an automated design-time exploration and incorporated in the host processor of the platform, is required to dynamically and efficiently configure the applications according to the available platform resources (e.g. processing elements, memories, communication bandwidth), for minimising the cost (e.g. power consumption), while satisfying the constraints (e.g. deadlines). This study presents a flow linking a design-time design space explorer, coupled with platform simulators at two abstraction levels, with a fast and lightweight priority-based heuristic integrated in the run-time manager to select near-optimal application configurations. To illustrate its feasibility and the very low complexity of the run-time selection, the proposed flow is used to manage the processors and clock frequencies of a multiple-stream MPEG4 encoder chip dedicated to automotive cognitive safety applications.}, doi = {http://dx.doi.org/10.1049/iet-cdt.2010.0030}, author = {Ykman-Couvreur, Chantal and Avasare, Prabhat and Mariani, Giovanni and Zaccaria, Vittorio and Palermo, Gianluca and Silvano, Cristina} } @inbook {17734, title = {The MULTICUBE Design Flow}, booktitle = {Multi-objective Design Space Exploration of Multiprocessor SoC Architectures}, year = {2011}, pages = {3-17}, publisher = {Springer New York}, organization = {Springer New York}, isbn = {978-1-4419-8836-2}, doi = {10.1007/978-1-4419-8837-9_1}, url = {http://dx.doi.org/10.1007/978-1-4419-8837-9_1}, author = {Silvano, Cristina and Fornaciari, William and Palermo, Gianluca and Zaccaria, Vittorio and Castro, Fabrizio and Martinez, Marcos and Bocchio, Sara and Zafalon, Roberto and Avasare, Prabhat and Vanmeerbeeck, Geert and Ykman-Couvreur, Chantal and Wouters, Maryse and Kavka, Carlos and Onesti, Luka and Turco, Alessandro and Bondi, Umberto and Mariani, Giovanni and Posadas, Hector and Villar, Eugenio and Wu, Chris and Dongrui, Fan and Hao, Zhang}, editor = {Silvano, Cristina and Fornaciari, William and Villar, Eugenio} } @inbook {139.Sietal2.2011, title = {MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures}, booktitle = {VLSI 2010 Annual Symposium}, volume = {105}, year = {2011}, pages = {47-63}, publisher = {Springer}, organization = {Springer}, address = {Netherlands}, abstract = {Given the increasing complexity of Chip Multi-Processors (CMPs), a wide range of architecture parameters must be explored at design time to find the best trade-off in terms of multiple competing objectives (such as energy, delay, bandwidth, area, etc.) The design space of the target architectures is huge because it should consider all possible combinations of each hardware parameter (e.g., number of processors, processor issue width, L1 and L2 cache sizes, etc.). In this complex scenario, intuition and past experience of design architects is no more a sufficient condition to converge to an optimal design of the system. Indeed, Automatic Design Space Exploration (DSE) is needed to systematically support the analysis and quantitative comparison of a large amount of design alternatives in terms of multiple competing objectives (by means of Pareto analysis). The main goal of the MULTICUBE project consists of the definition of an automatic Design Space Exploration framework to support the design of next generation many-core architectures.}, isbn = {978-94-007-1487-8}, url = {http://dx.doi.org/10.1007/978-94-007-1488-5_4}, author = {Silvano, Cristina and Fornaciari, William and Palermo, Gianluca and Zaccaria, Vittorio and Castro, Fabrizio and Martinez, Marcos and Bocchio, Sara and Zafalon, Roberto and Avasare, Prabhat and Vanmeerbeeck, Geert and Ykman-Couvreur, Chantal and Wouters, Maryse and Kavka, Carlos and Onesti, Luka and Turco, Alessandro and Bondi, Umberto and Mariani, Giovanni and Posadas, Hector and Villar, Eugenio and Wu, Chris and Dongrui, Fan and Hao, Zhang and Shibin, Tang} } @inbook {143.RiKaTuPaSiZaMa.2011, title = {Optimization Algorithms for Embedded System Design Space Exploration}, booktitle = {Multi-objective design space exploration of multiprocessor SoC architectures: the MULTICUBE approach}, year = {2011}, publisher = {Springer}, organization = {Springer}, address = {New York, USA}, abstract = {This paper is dedicated to the optimization algorithms developed in the MULTICUBE project and to their surrounding environment. Two software design space exploration (DSE) tools host the algorithms: Multicube Explorer and mode-FRONTIER. The description of the proposed algorithms is the central part of the paper. The focus will be on newly developed algorithms and on ad-hoc extensions of existing techniques in order to face with discrete and categorical design space parameters that are very common when working with embedded systems design. This paper will also provide some fundamental guidelines to build a strategy for testing the performance and accuracy of such algorithms. The aim is mainly to build confidence in optimization techniques, rather than to simply compare one algorithm versus another one. The no-free-lunch theorem for optimization has to be taken into consideration and therefore the analysis will look forward to robustness and industrial reliability of the results.}, author = {Rigoni, Enrico and Kavka, Carlos and Turco, Alessandro and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio and Mariani, Giovanni} } @inbook {142.PaSiZaRiKaTuMa.2011, title = {Response Surface Modeling for Embedded System Design Space Exploration}, booktitle = {Multi-objective design space exploration of multiprocessor SoC architectures: the MULTICUBE approach}, year = {2011}, publisher = {Springer}, organization = {Springer}, address = {New York, USA}, abstract = {A typical design space exploration flow involves an event-based simulator in the loop, often leading to an actual evaluation time that can exceed practical limits for realistic applications. Chip multi-processor architectures further exacerbate this problem given that the actual simulation speed decreases by increasing the number of cores of the chip. Traditional design space exploration lacks of efficient techniques that reduce the number of architectural alternatives to be analyzed. In this chapter, we introduce a set of statistical and machine learning techniques that can be used to predict system level metrics by using closed-form analytical expressions instead of lengthy simulations; the latter are called Response Surface Models (RSM). The principle of RSM is to exploit a set of simulations generated by one or more Design of Experiments strategies to build a surrogate model to predict the system-level metrics. The response model has the same input and output features of the original simulation based model but offers significant speed-up by leveraging analytical, closed-form functions which are tuned during model training. The techniques presented in this chapter can be used to improve the performance of traditional design space exploration algorithms such as those presented in Chap. 3.}, author = {Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio and Rigoni, Enrico and Kavka, Carlos and Turco, Alessandro and Mariani, Giovanni} } @conference {17740, title = {Towards an ESL design framework for adaptive and fault-tolerant MPSoCs: MADNESS or not?}, booktitle = {Embedded Systems for Real-Time Multimedia (ESTIMedia), 2011 9th IEEE Symposium on}, year = {2011}, abstract = {The MADNESS project aims at the definition of innovative system-level design methodologies for embedded MP-SoCs, extending the classic concept of design space exploration in multi-application domains to cope with high heterogeneity, technology scaling and system reliability. The main goal of the project is to provide a framework able to guide designers and researchers to the optimal composition of embedded MPSoC architectures, according to the requirements and the features of a given target application field. The proposed approach will tackle the new challenges, related to both architecture and design methodologies, arising with the technology scaling, the system reliability and the ever-growing computational needs of modern applications. The methodologies proposed with this project act at different levels of the design flow, enhancing the state-of-the art with novel features in system-level synthesis, architectural evaluation and prototyping. Support for fault resilience and efficient adaptive runtime management is introduced at hardware and middleware level, and considered by the system-level synthesis as one of the optimization factors to be taken into account. This paper presents the first stable results obtained in the MADNESS project, already demonstrating the effectiveness of the proposed methods.}, keywords = {adaptive MPSoC, adaptive runtime management, computer architecture, embedded MPSoC architectures, emulation, ESL design framework, fault resilience, fault tolerance, fault tolerant MPSoC, field programmable gate arrays, hardware, integrated circuit reliability, libraries, MADNESS project, middleware, multiprocessing systems, network synthesis, program processors, system level design methodologies, system level synthesis, system reliability, system-on-chip (SoC)}, doi = {10.1109/ESTIMedia.2011.6088518}, author = {Cannella, Emanuele and Di Gregorio, Lorenzo and Fiorin, Leandro and Lindwer, Menno and Meloni, Paolo and Neugebauer, Olaf and Pimentel, Andy} } @conference {17694, title = {WAMS - an adaptive system for knowledge acquisition and decision support: the case of Scaphoideus titanus}, booktitle = {IOBC/WPRS European Meeting}, year = {2011}, month = {10/2011}, pages = {57-64}, publisher = {Working Group on Integrated Protection and Production in Viticulture}, organization = {Working Group on Integrated Protection and Production in Viticulture}, address = {Lacanau, France}, author = {Prevostini, Mauro and Taddeo, Antonio Vincenzo and Bala{\'c}, Katarina and Rigamonti, Ivo and Baumg{\"a}rtner, Johann and Jermini, Mauro} } @conference {126.MaPaZaBrJoSi11, title = {A Correlation-based Design Space Exploration Methodology for Multi-Processor Systems-on-Chip}, booktitle = {Proceedings of DAC 2010: Design Automation Conference}, year = {2010}, month = {June}, pages = {120{\textendash}125}, address = {Anheim, CA, USA}, abstract = {Given the increasing complexity of multi-processor systems-on-chip, a wide range of parameters must be tuned to find the best trade-offs in terms of the selected system figures of merit (such as energy, delay and area). This optimization phase is called Design Space Exploration (DSE) consisting of a Multi-Objective Optimization (MOO) problem. In this paper, we propose an iterative design space exploration methodology exploiting the statistical properties of known system configurations to infer, by means of a correlation-based analysis, the next design points to be analyzed with low-level simulations. In fact, the knowledge of few design points is used to predict the expected improvement of unknown configurations. We show that the correlation of the configurations within the multi-processor design space can be modeled successfully with analytical functions and, thus, speed up the overall exploration phase. This makes the proposed methodology a model-assisted heuristic that, for the first time, exploits the correlation about architectural configurations to converge to the solution of the multi-objective problem.}, keywords = {design space exploration, kriging, multiprocessor system-on-chip (MPSoC), response surface}, author = {Mariani, Giovanni and Palermo, Gianluca and Zaccaria, Vittorio and Brankovic, Aleksandar and Jovic, Jovana and Silvano, Cristina} } @conference {130.LuKaMuBoKuPo10, title = {Functional model of Virtual Power Plant (VPP)}, booktitle = {Proceedings of the 2010 CIGRE (International Council on Large Electric Systems) Session}, year = {2010}, month = {July}, address = {Paris, France}, keywords = {smart grid, unified modeling language (UML), virtual power plants}, author = {Lukovi{\'c}, Slobodan and Kaitovi{\'c}, Igor and Mura, Marcello and Bondi, Umberto and Kuli{\'c}, Filip and Popovi{\'c}, Dragan} } @conference {134.FiFePaCa10, title = {Hardware-assisted Security Enhanced Linux in Embedded Systems: a Proposal}, booktitle = {Proceedings of the 5th Workshop on Embedded Systems Security (WESS{\textquoteright}2010)}, year = {2010}, month = {October 24}, address = {Scottsdale, Arizona, USA}, abstract = {As computing and communications increasingly pervade our lives, security and protection of sensitive data and systems are emerging as extremely important issues. This is especially true for embedded systems, often operating in non-secure environments, and with limited amount of computational, storage, and communication resources available. In servers and desktop systems, Security Enhanced Linux (SELinux) is currently used as a method to enhance security by enforcing a security control based on policies that confine user programs, or processes, to the minimum amount of privileges that they require for their execution. While providing a powerful mean for enhancing security in UNIX-like systems, SELinux still remains a feature that is too heavy to be fully supported by constrained devices. In this paper, we propose a hardware architecture for enhancing security and accelerating retrieval and applications of SELinux policies in embedded processors. We describe the general ideas be hind our work, discussing motivations, advantages, and limits of the solution proposed, while suggesting the main steps needed to implement the described architecture on common embedded processors.}, keywords = {access controls, embedded systems, SELinux}, author = {Fiorin, Leandro and Ferrante, Alberto and Padarnitsas, Konstantinos and Carucci, Stefano} } @conference {117.MaAvVaYkPaSiZa10, title = {An industrial design space exploration framework for supporting run-time resource management on multi-core systems}, booktitle = {Proceedings of Design, Automation and Test in Europe (DATE) Conference}, year = {2010}, month = {March}, address = {Dresden, Germany}, abstract = {Current multi-core design methodologies are facing increasing unpredictability in terms of quality due to the actual diversity of the workloads that characterize the deployment scenario. To this end, these systems expose a set of dynamic parameters which can be tuned at run-time to achieve a specified Quality of Service (QoS) in terms of performance. A run-time manager operating system module is in charge of matching the specified QoS with the available platform resources by manipulating the overall degree of task-level parallelism of each application as well as the frequency of operation of each of the system cores. In this paper, we introduce a design space exploration framework for enabling and supporting enhanced resource management through software re-configuration on an industrial multicore platform. From one side, the framework operates at design time to identify a set of promising operating points which represent the optimal trade-off in terms of the target power consumption and performance. The operating points are used after the system has been deployed to support an enhanced resource management policy. This is done by a light-weight resource management layer which filters and selects the optimal parallelism of each application and operating frequency of each core to achieve the QoS constraints imposed by the external world and/or the user. We show how the proposed design-time and run-time techniques can be used to optimally manage the resources of a multiple-stream MPEG4 encoding chip dedicated to automotive cognitive safety tasks.}, author = {Mariani, Giovanni and Avasare, Prabhat and Vanmeerbeeck, Geert and Ykman-Couvreur, Chantal and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @conference {119.AvVaYkMaPaZaSi10, title = {Linking run-time management with design space exploration at multiple abstraction levels}, booktitle = {Proceedings of the DATE{\textquoteright}10 workshop on Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications}, year = {2010}, month = {March}, address = {Dresden, Germany}, abstract = {In present era of Multi-Processor System-on-Chip (MPSoC) embedded devices, to run multiple applications optimally (in terms of execution time and power consumption) is an enormous challenge. Embedded designers usually tackle this challenge by dividing it in two parts : at design-time Design Space Explorations (DSE) are performed to derive Pareto set of optimum operating points for each application and at run-time embedded device is monitored continuously to operate at one of the points in the derived Pareto set. Obviously run-time management relies heavily on accuracy of DSE. With growing complexity of embedded devices and with time-to-market pressures, at design-time, it is not trivial to derive the operating point Pareto set. On the other hand, at run-time, overhead introduced by a run-time management scheme should also not be high so as to minimally affect embedded device performance . We have developed techniques to tackle these embedded design issues. At design time, we use DSE with multiple simulators running at multiple abstraction levels to converge quickly to Pareto set of operating points. At runtime, to keep run-time overhead to a minimum, a hierarchical Runtime Resource Manager (RRM) is used with well-defined interfaces (services) between global and local resource managers. We applied our methodology on an embedded device having eight processor cores running multiple MPEG4 encoders. With our DSE methodology, we could derive Pareto set much quickly (as compared to full-space explorations). With our run-time schemes, overhead introduced by run-time manager was negligible.}, author = {Avasare, Prabhat and Vanmeerbeeck, Geert and Ykman-Couvreur, Chantal and Mariani, Giovanni and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina} } @conference {18087, title = {Low Cost Software Countermeasures Against Fault Attacks: Implementation and Performances Trade Offs}, booktitle = {5th Workshop on Embedded Systems Security (WESS)}, year = {2010}, month = {October}, address = {Scottsdale, Arizona, USA}, author = {Barenghi, Alessandro and Breveglieri, Luca and Koren, Israel and Pelosi, Gerardo and Regazzoni, Francesco} } @inbook {17693, title = {MDE Support for HW/SW Codesign: a UML-based Design Flow}, booktitle = {Advances in Design Methods from Modeling Languages for Embedded Systems and SoC{\textquoteright}s}, year = {2010}, pages = {19-37}, publisher = {Springer}, organization = {Springer}, address = {Dordrecht, The Netherlands}, author = {Murillo, Luis Gabriel and Mura, Marcello and Prevostini, Mauro} } @conference {136.FiPaSi10, title = {A Monitoring System for NoCs}, booktitle = {Proceedings of the Third International Workshop on Network on Chip Architectures (NoCArc{\textquoteright}2010)}, year = {2010}, month = {December}, address = {Atlanta, Georgia, USA}, abstract = {In this paper, we propose and discuss a monitoring architecture for Networks-on-Chip (NoCs) that provides system information useful for helping designers in efficiently exploiting resources available in new complex Multiprocessor System-on-Chip (MPSoC) platforms, and in understanding their behavior. We focus on the analysis of the architectural details and design challenges of such systems, by describing power- ful tools for detecting information that can be used both at run-time for detecting dynamic changes in system behavior and at post-execution time for debugging and profiling of applications. We detail the design of the probes monitoring the events and discuss an architecture for collection, storage, and analysis of information generated by them. We evaluate cost of the implementation of the system in terms of area and traffic overhead, and we present results obtained when monitoring a use-case multimedia application.}, keywords = {hardware counters, network-on-chip (NoC), performance monitoring, system-on-chip (SoC)}, author = {Fiorin, Leandro and Palermo, Gianluca and Silvano, Cristina} } @conference {115.ZaPaCaSiMa10, title = {Multicube Explorer: An Open Source Framework for Design Space Exploration of Chip Multi-Processors}, booktitle = {2PARMA: Proceedings of the Workshop on Parallel Programming and Run-time Management Techniques for Many-core Architectures}, year = {2010}, month = {February}, address = {Hannover, Germany}, abstract = {Given the increasing complexity of Chip Multi-Processors (CMPs), a wide range of architecture parameters must be explored at design time to find the best trade-off in terms of multiple competing objectives (such as energy, delay, bandwidth, area, etc.) The design space of the target architecture is huge because of it should consider all possible combinations of each parameter (number of processors, processor issue width, L1 and L2 cache sizes, etc.). In this complex scenario, the multi-objective exploration of the huge design space of next generation CMPs cannot be anymore based on intuition and past experience of the design architects. An Automatic Design Space Exploration methodology is needed to support systematically the exploration and the quantitative comparison of the design alternatives in terms of multiple competing objectives (Pareto analysis). An overall design space exploration framework is needed to combine all optimizations into a global search space with a common interface to the simulation and evaluation tools. Our work1 focuses on the definition of an automatic multi-objective Design Space Exploration (DSE) framework for tuning Chip Multi-Processor architectures by evaluating a set of metrics (such as energy and delay) for the next generation embedded computing platforms. Multicube Explorer is an interactive open-source framework to enable the designer to automatically explore a design space of configurations for a parameterized architecture for which an executable model (use case simulator) exists. Multicube Explorer is an advanced multi-objective optimization framework which is entirely command-line/script driven and can be re-targeted to any configurable platform by writing a suitable XML design space definition file and providing a configurable simulator}, author = {Zaccaria, Vittorio and Palermo, Gianluca and Castro, Fabrizio and Silvano, Cristina and Mariani, Giovanni} } @conference {129.Sietal.ISVLSI11, title = {Multicube: Multi-objective design space exploration of multi-core architectures}, booktitle = {ISVLSI 2010: IEEE Annual Symposium on VLSI}, year = {2010}, month = {July}, pages = {488{\textendash}493}, address = {Lixouri, Kefalonia - Greece}, abstract = {Technology trends enable the integration of many processor cores in a System-on-Chip (SoC). In these complex architectures, several architectural parameters can be tuned to find the best trade-off in terms of multiple metrics such as energy and delay. The main goal of the MULTICUBE project consists of the definition of an automatic Design Space Exploration framework to support the design of next generation many-core architectures.}, doi = {http://dx.doi.org/10.1109/ISVLSI.2010.67}, author = {Silvano, Cristina and Fornaciari, William and Palermo, Gianluca and Zaccaria, Vittorio and Castro, Fabrizio and Martinez, Marcos and Bocchio, Sara and Zafalon, Roberto and Avasare, Prabhat and Vanmeerbeeck, Geert and Ykman-Couvreur, Chantal and Wouters, Maryse and Kavka, Carlos and Onesti, Luka and Turco, Alessandro and Bondi, Umberto and Mariani, Giovanni and Posadas, Hector and Villar, Eugenio and Wu, Chris and Dongrui, Fan and Hao, Zhang and Shibin, Tang} } @conference {116.TuRePaFeSc10, title = {A Reconfigurable Multiprocessor Architecture for a Reliable Face Recognition Implementation}, booktitle = {Proceedings of Design, Automation and Test in Europe (DATE) Conference}, year = {2010}, month = {March}, address = {Dresden, Germany}, abstract = {Face Recognition techniques are solutions used to quickly screen a huge number of persons without being intrusive in open environments or to substitute id cards in companies or research institutes. There are several reasons that require to systems implementing these techniques to be reliable. This paper presents the design of a reliable face recognition system implemented on Field Programmable Gate Array (FPGA). The proposed implementation uses the concepts of multiprocessor architecture, parallel software and dynamic reconfiguration to satisfy the requirement of a reliable system. The target multiprocessor architecture is extended to support the dynamic reconfiguration of the processing unit to provide reliability to processors fault. The experimental results show that, due to the multiprocessor architecture, the parallel face recognition algorithm can achieve a speed up of 63\% with respect to the sequential version. Results regarding the overhead in maintaining a reliable architecture are also shown}, author = {Tumeo, Antonino and Regazzoni, Francesco and Palermo, Gianluca and Ferrandi, Fabrizio and Sciuto, Donatella} } @conference {123.LuPeFi10, title = {Stack Protection Unit as a step towards securing MPSoCs}, booktitle = {Proceedings of 24th IEEE International Parallel and Distributed Processing Symposium (IPDPS)}, year = {2010}, month = {April 19-23}, address = {Atlanta, USA}, abstract = {Reconfigurable technologies are getting popular as an instrument for not only verification and prototyping but also commercial implementation of Multi-Processor Systems-on-Chip (MPSoC) architectures. At the same time, these systems in particular Networks-on-Chip (NoCs) based ones, have emerged as a design strategy to cope with increased requirements and complexity of modern applications. Nevertheless, increasing heterogeneity coupled with possibility of reconfiguration makes security become one of major concerns in MPSoC design. Protection strategies must consider attack scenarios at both levels - individual cores and system level security. This work represents an element in a wider security framework, it shows a solution against one of the most widespread types of attacks - code injection. Our response to tackle this challenge is given in form of Stack Protection Unit (SPU) embedded into processing core. MicroBlaze soft-core processor serves as a case study for verification of the proposed solution in FPGA technology.}, keywords = {FPGA, microblaze, security, stack protection unit}, doi = {http://dx.doi.org/10.1109/IPDPSW.2010.5470728}, author = {Lukovi{\'c}, Slobodan and Pezzino, Paolo and Fiorin, Leandro} } @conference {120.ArMuPr10, title = {Using MARTE for Designing power Supply Section of WSNs}, booktitle = {M-BED 2010: Proceedings of the 1st Workshop on Model Based Engineering for Embedded Systems Design (a DATE 2010 Workshop)}, year = {2010}, month = {March 12}, address = {Dresden, Germany}, abstract = {Probably the biggest issue while tackling Wireless Sensor Networks design has always been providing them with adequate power supplies. Energy Harvesting was proposed as an essential feature for Wireless Sensor Networks (WSN)s in many application fields when the amount of energy contained in a commercial battery does not allow fulfilling the required mission. Solar energy is the most widespread mechanism used to harvest energy of the environment because of its good power density. However it introduces a level of uncertainty on the amount of energy available in the system. In this paper we propose a high level methodology for designing the power supply section of sensor nodes. In particular we suggest how to use MARTE UML design language in order to collect requirements for the application and transform them into specifications of the power supply system. The framework we propose aims at validating the design by simulating appropriate scenarios.}, author = {Argyris, Ioannis and Mura, Marcello and Prevostini, Mauro} } @article {18492, title = {Breaking ECC2K-130}, journal = {IACR Cryptology ePrint Archive}, volume = {2009}, year = {2009}, month = {11/2009}, pages = {541}, abstract = {Elliptic-curve cryptography is becoming the standard public-key primitive not only for mobile devices but also for high-security applications. Advantages are the higher cryptographic strength per bit in comparison with RSA and the higher speed in implementations. To improve understanding of the exact strength of the elliptic-curve discrete-logarithm problem, Certicom has published a series of challenges. This paper describes breaking the ECC2K-130 challenge using a parallelized version of Pollard{\textquoteright}s rho method. This is a major computation bringing together the contributions of several clusters of conventional computers, PlayStation~3 clusters, computers with powerful graphics cards and FPGAs. We also give /preseestimates for an ASIC design. In particular we present * our choice and analysis of the iteration function for the rho method; * our choice of finite field arithmetic and representation; * detailed descriptions of the implementations on a multitude of platforms: CPUs, Cells, GPUs, FPGAs, and ASICs; * details about running the attack. }, keywords = {Attacks, automorphisms, binary fields, Certicom challenges, DLP, ECC, implementation, Koblitz curves, parallelized Pollard rho}, url = {http://eprint.iacr.org/2009/541}, author = {Bailey, Daniel V. and Batina, Lejla and Bernstein, Daniel J. and Birkner, Peter and Bos, Joppe W. and Chen, Hsieh - Chung and Cheng, Chen - Mou and van Damme, Gauthier and G{\"u}neysu, Tim and Gurkaynak, Frank and Kleinjung, Thorsten and Paar, Christof and Regazzoni, Francesco and Niederhagen, Ruben and Schwabe, Peter and Uhsadel, Leif and Van Herrewege, Anthony} } @conference {18084, title = {The Certicom Challenges ECC2-X}, booktitle = {Workshop on Special Purpose Hardware for Attacking Cryptographic Systems (SHARCS)}, year = {2009}, month = {September}, address = {Lausanne, Switzerland}, author = {Bailey, Daniel V. and Baldwin, Brian and Batina, Lejla and Bernstein, Daniel J. and Birkner, Peter and Bos, Joppe W. and van Damme, Gauthier and de Meulenaer, Giacomo and Fan, Junfeng and Gurkaynak, Frank and G{\"u}neys, Tim and Kleinjung, Thorsten and Lange, Tanja and Mentens, Nele and Paar, Christof and Regazzoni, Francesco and Schwabe, Peter and Uhsadel, Leif} } @conference {98.MaPaSiZa309, title = {A Design Space Exploration Methodology Supporting Run-Time Resource Management for Multi-Processors System on-Chip}, booktitle = {Proceedings IEEE SASP{\textquoteright}09 - Symposium on Application Specific Processors}, year = {2009}, month = {July}, address = {San Francisco, CA, USA}, abstract = {Application Specific multi-processor Systems-on-chip are currently designed by using platform-based synthesis techniques. In this approach, a wide range of platform parameters are tuned either at design-time or at run-time, to provide the best trade-offs in terms of the selected system figures of merit (such as power and throughput) for a dynamic application-specific workload. Among the design-time (hardware) configurable parameters we can find the memory sub-system configuration (e.g. cache size and associativity) and other architectural parameters such as the instruction-level parallelism of the system processors. Among the run-time (software) configurable parameters we can find the overall degree of task-level parallelism associated with each application running on the chip. Typically, while the design-time exploration is performed in the early development stages for a set of static parameters, the tuning of the run-time parameters is performed dynamically by a run-time management software module after the system has been deployed. In this paper, we introduce a methodology for identifying a hardware configuration which is robust with respect to the variable workload scenario introduced by the run-time management. Moreover, the proposed methodology is aimed at providing useful information about the optimal software operating points of the applications in terms of task-level parallelism. The proposed methodology is based on the NSGA-II evolutionary heuristic algorithm assisted by an Artificial Neural Network (ANN). We then introduce a run-time management policy which is able to exploit the above information to maximize the performance of the system under power budget constraints. Experimental results show that the proposed technique is able to reduce the overall design space exploration time yet providing a near-optimal solution, in terms of hardware parameters, to enable an innovative and efficient run-time anagement policy.}, keywords = {artificial neural network, design space exploration, meta-model assisted optimization, multi-objective optimization, multiprocessor system-on-chip (MPSoC), run-time resource management}, doi = {http://dx.doi.org/10.1109/SASP.2009.5226331}, author = {Mariani, Giovanni and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @article {18064, title = {Evaluating Resistance of MCML Technology to Power Analysis Attacks Using a Simulation-Based Methodology}, journal = {Springer Transactions on Computational Science}, volume = {5430}, year = {2009}, month = {February}, pages = {230{\textendash}243}, author = {Regazzoni, Francesco and Eisenbarth, Thomas and Poschmann, Axel and Groschdl, Johann and Gurkaynak, Frank and Macchetti, Marco and Toprak, Zeynep and Pozzi, Laura and Paar, Christof and Leblebici, Yusuf and Ienne, Paolo} } @inbook {17765, title = {IPSec Database Query Acceleration}, booktitle = {E-business and Telecommunications}, series = {Communications in Computer and Information Science}, volume = {23}, year = {2009}, pages = {188-200}, publisher = {Springer Berlin Heidelberg}, organization = {Springer Berlin Heidelberg}, isbn = {978-3-540-88652-5}, doi = {10.1007/978-3-540-88653-2_14}, url = {http://dx.doi.org/10.1007/978-3-540-88653-2_14}, author = {Ferrante, Alberto and Chandra, Satish and Piuri, Vincenzo}, editor = {Filipe, Joaquim and Obaidat, Mohammad} } @conference {101.MaPaSiZa209, title = {Meta-model Assisted Optimization for Design Space Exploration of Multi-Processor Systems-on-Chip}, booktitle = {Euromicro Proceedings of DSD{\textquoteright}09 - Conference on Digital System Design}, year = {2009}, month = {August}, address = {Patras, Greece}, abstract = {Multi-processor Systems-on-chip are currently designed by using platform-based synthesis techniques. In this approach, a wide range of platform parameters are tuned to find the best trade-offs in terms of the selected system figures of merit (such as energy, delay and area). This optimization phase is called Design Space Exploration (DSE) and it generally consists of a Multi-Objective Optimization (MOO) problem. The design space of a Multi-processor architecture is too large to e evaluated comprehensively. So far, several heuristic techniques have been proposed to address the MOO problem, but they are haracterized by low efficiency to identify the Pareto front. In this paper, we address the MPSoC DSE problem by using an NSGA-II modified to be assisted by an Artificial Neural Network (ANN). In particular we exploit statistical methods to compute the prediction confidence intervals for the ANN approximations. These information are adopted in the evolution control strategy in order to carefully select which individuals should be simulated. Experimental results show that the proposed techniques is able to reduce the simulations needed for the optimization without decreasing the quality of the obtained Pareto Front. Results are compared with state of the art techniques to demonstrate that optimization time due to simulation can be speed up by adopting statistical methods during evolution control.}, keywords = {artificial neural network, meta-model assisted optimization, multi-objective optimization, multiprocessor system-on-chip (MPSoC)}, doi = {http://dx.doi.org/10.1109/DSD.2009.154}, author = {Mariani, Giovanni and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @conference {95.FiPaSi09, title = {MPSoCs Run-Time Monitoring through Networks-on-Chip}, booktitle = {The 2009 Conference on Design, Automation and Test In Europe (DATE{\textquoteright}09)}, year = {2009}, month = {April/2009}, address = {Nice, France}, abstract = {Networks-on-Chip (NoCs) have appeared as design strategy to overcome the limitations, in terms of scalability, efficiency, and power consumption of current buses. In this paper, we discuss the idea of using NoCs to monitor system behaviour at run-time by tracing activities at initiators and targets. Main goal of the monitoring system is to retrieve information useful for run-time optimization and resources allocation in adaptive systems. Information detected by probes embedded within NIs is sent to a central unit, in charge of collecting and elaborating the data. We detail the design of the basic blocks and analyse the overhead associated with the ASIC implementation of the monitoring system, as well as discussing implications in terms of the additional traffic generated in the NoC.}, keywords = {monitoring, network-on-chip (NoC)}, author = {Fiorin, Leandro and Palermo, Gianluca and Silvano, Cristina} } @conference {96.MaPaSiZa09.2, title = {Multicube Explorer - A Design Space Exploration Framework for Embedded Systems-on-Chip}, booktitle = {Proceedings of the DATE{\textquoteright}09 workshop on Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications}, year = {2009}, month = {April}, address = {Nice, France}, abstract = {Multicube Explorer is a design space exploration tool for supporting platform-based design. It allows a fast optimization of parameterized system architecture towards a set of objective functions (e.g., energy, delay and area), by interacting with a system-level simulator. Multicube Explorer provides a set of innovative sampling and optimization techniques to help finding the best objective function trade-offs. It also provides an open XML interface for supporting new platforms/architectures.}, keywords = {area, delay, energy, fast optimization, multicube explorer, optimization techniques, platform-based design, system-level simulator, XML}, author = {Mariani, Giovanni and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @conference {97.Silvanoetal09, title = {MULTICUBE: Multi-Objective Design Space Exploration of Multiprocessor Architectures for Embedded Multimedia Applications}, booktitle = {Proceedings of the DATE{\textquoteright}09 workshop on Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications}, year = {2009}, month = {April}, address = {Nice, France}, author = {Silvano, Cristina and Palermo, Gianluca and Zaccaria, Vittorio and Fornaciari, William and Zafalon, Roberto and Bocchio, Sara and Martinez, Marcos and Wouters, Maryse and Vanmeerbeeck, Geert and Avasare, Prabhat and Onesti, Luka and Kavka, Carlos and Bondi, Umberto and Mariani, Giovanni and Villar, Eugenio and Posadas, Hector and Wu, Chris and Dongrui, Fan and Hao, Zhang} } @conference {99.MaPaSiZa09, title = {Multiprocessor System-on-Chip Design Space Exploration based on Multi-level Modeling Techniques}, booktitle = {Proceedings of IEEE IC-SAMOS{\textquoteright}09 - International Conference on Embedded Computer Systems: Architectures, MOdeling, and Simulation}, year = {2009}, month = {July}, address = {Samos, Greece}, abstract = {Multi-processor Systems-on-chip are currently designed by using platform-based synthesis techniques. In this approach, a wide range of platform parameters are tuned to find the best trade-offs in terms of the selected system figures of erit (such as energy, delay and area). This optimization phase is called Design Space Exploration (DSE) and it generally consists of a Multi-Objective Optimization (MOO) problem. The design space of a Multi-processor architecture is too large to be evaluated comprehensively. So far, several heuristic techniques have been proposed to address the MOO problem, but they are haracterized by low efficiency to identify the Pareto set. In this paper we propose a methodology for heuristic platform based design based on evolutionary algorithms and multi-level simulation techniques. In particular, we extend the NSGA-II with an approximate neural network meta-model for multi-processor architectures in order to replace expensive platform simulations with fast meta-model evaluation. The model accuracy and efficiency is improved by exploiting high-level platform simulation techniques. High-level simulation allows us to reduce the overall complexity of the neural network and improving its prediction power. Experimental results show that the proposed techniques is able to reduce the number of simulations needed for the optimization without decreasing the quality of the obtained Pareto set. Results are compared with state of the art echniques to demonstrate that optimization time due to simulation can be sped up by adopting multi-level simulation techniques.}, keywords = {artificial neural network, design space exploration, genetic algorithm, multi level modelling, multiprocessor system-on-chip (MPSoC), platform-based design}, doi = {http://dx.doi.org/10.1109/ICSAMOS.2009.5289222}, author = {Mariani, Giovanni and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @Patent {87.pat07301411.0-2413PATENT, title = {Programmable data protection device, secure programming manager system and process for controlling access to an interconnect network for an integrated circuit}, number = {EP 20070301411}, year = {2009}, month = {04/2009}, type = {Application}, chapter = {EP 2043324 A1}, abstract = {A data protection device for an interconnect network on chip (NoC) includes a header encoder that receives input requests for generating network packets. The encoder routes the input requests to a destination address. An access control unit controls and allows access to the destination address. The access control unit uses a memory to store access rules for controlling access to the network as a function of the destination address and of a source of the input request.}, issn = {EP 2043324 A1}, author = {Fiorin, Leandro and Palermo, Gianluca and Silvano, Cristina and Catalano, Valerio and Locatelli, Riccardo and Coppola, Marcello} } @conference {104.UpCaMaMaPo09, title = {Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering}, booktitle = {Proceedings of the 19th international workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2009)}, year = {2009}, month = {September 9-11}, address = {Delft, The Netherlands}, abstract = {Clock-gating and power-gating have proven to be two of the most effective techniques for reducing dynamic and leakage power, respectively, in VLSI CMOS circuits. Most commercial synthesis tools do support such techniques individually, but their combined implementation is not available, since some open issues in terms of power/timing overhead associated to the control logic required for the integration are not yet solved. Moving from some recent work targeting clock-gating/power-gating integration, in this paper we present a solution for reducing the timing overhead that may occur when the integration is performed. In particular, we introduce a new, multilevel partitioning heuristic that increases the efficiency of the clustering phase, one of the key steps of our methodology. The results demonstrate the effectiveness of our solution; in fact, power-delay product and timing overhead of the circuits synthesized using the new clustering algorithm improve by 33\% and 24\%, respectively.}, author = {Upasani, Gaurang and Calimera, Andrea and Macii, Alberto and Macii, Enrico and Poncino, Massimo} } @inbook {92.FiPaSi09.2, title = {Security in NoC}, booktitle = {Networks-on-Chips: Theory and Practice}, year = {2009}, pages = {157-194}, publisher = {Taylor and Francis Group, LLC - CRC Press}, organization = {Taylor and Francis Group, LLC - CRC Press}, abstract = {Future integrated systems will contain billion of transistors, composing tens to hundreds of IP cores. These IP cores, implementing emerging complex multimedia and network ap- plications, should be able to deliver rich multimedia and networking services. An efficient cooperation among these IP cores (e.g., efficient data transfers) can be achieved through utilization of the available resources. The design of such complex systems includes several challenges to be addressed. Among others one challenge is to design an on-chip interconnection network that should be able to efficiently connect the IP cores. Another challenge is to derive such an application mapping that will make efficient usage of the available hardware resources . An architecture that is able to accommodate such a high number of cores, satisfying the need for commu- nication and data transfers, is the Network-on-Chip (NoC) architecture. For these reasons Networks-on-Chip become a popular choice for designing the on-chip interconnect for Systems-on-Chip (MPSoCs), and are supported from the industry (such as the Ethereal NoC from Philips, the STNoC from STMicroelectronics and an 80-core NoC from Intel). As it is presented in , the key design challenges of emerging NoC design are a) the communication infrastructure, b) the communication paradigm selection and c) the application mapping optimization.}, keywords = {network-on-chip (NoC), security}, author = {Fiorin, Leandro and Palermo, Gianluca and Silvano, Cristina and Elmiligi, Haytham}, editor = {Gebali, Fayez and El-Kharashi, Watheq} } @conference {103.MuMuPr09, title = {Semi-Automated HW/SW Co-design for Embedded Systems: from MARTE Models to SystemC Simulators}, booktitle = {FDL{\textquoteright}09 Proceedings}, year = {2009}, month = {September 22-24}, address = {Sophia-Antipolis, France}, abstract = {Although MDE and Hw/Sw Co-design are widely used to address the design complexity problem, the lack of design procedures and methodologies joining both concepts restrains their usage as complementary techniques, thus preventing the implementation of faster and more robust design cycles. In this paper we present a practical semi-automated design flow where both methodologies are merged and exploited to enable a fast design process targeting highly complex Real-Time Embedded Systems, executing several tasks on SoC and MPSoC devices, while allowing the usage of Design Space Exploration, Schedulability Analysis and Estimation techniques.}, author = {Murillo, Luis Gabriel and Mura, Marcello and Prevostini, Mauro} } @conference {111.ChPaSiZa10, title = {Yield Enhancement by Robust Application-specific Mapping on Network-on-Chips}, booktitle = {NoCArc{\textquoteright}09: Proceedings of the Second International Workshop on Network on-Chip Architectures}, year = {2009}, month = {December}, pages = {37{\textendash}42}, address = {New York City, USA}, abstract = {The current technological defect densities and production yields are a motivating factor supporting the introduction of design-for-manufacturability techniques during the highlevel design of complex, embedded systems based on networkon- chips (NoCs). In this context, we tackle the problem of mapping the IPs of a multi-processing system to the NoC nodes, by taking into account the effective robustness of the system with respect to permanent faults in the interconnection network due to manufacturing defects. In particular, we introduce an application specific methodology for identifying optimal NoCs mappings which minimize the variance of the system power and latency and maximizes the probability that the actual system will work when deployed, even in presence of faulty NoC links. We provide experimental results by comparing the proposed methodology with conventional mapping approaches, by highlighting benefits and drawbacks of both techniques}, author = {Choudhury, Anirban Dutta and Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio} } @conference {75.BoPaSa08, title = {An adaptable FPGA-based System for Regular Expression Matching}, booktitle = {Proceedings of Design, Automation and Test in Europe (DATE) Conference}, year = {2008}, month = {March 10-14}, address = {Munich, Germany}, abstract = {In many applications string pattern matching is one of the most intensive tasks in terms of computation time and memory accesses. Network Intrusion Detection Systems and DNA Sequence Matching are two examples. Since software solutions are not able to satisfy the performance requirements, specialized hardware architectures are required. In this paper we propose a complete framework for regular expression matching, both in its architecture and compiler. This special-purpose processor is programmed using regular expressions as programming language. With the parallelism exploited in the design it is possible to achieve a throughput greater than one character per clock cycle, requiring O(n) memory space. The VHDL description of the proposed architecture is fully configurable. A design space exploration to find the optimal architecture based on area and performance cost-function is presented.}, keywords = {FPGA-based design, regular expression matching}, doi = {http://dx.doi.org/10.1109/DATE.2008.4484852}, author = {Bonesana, Ivano and Paolieri, Marco and Santambrogio, Marco Domenico} } @conference {90.MaPaZaSi08, title = {An Efficient Design Space Exploration Methodology for Multi-Cluster VLIW Architectures based on Artificial Neural Networks}, booktitle = {Proc. IFIP International Conference on Very Large Scale Integration VLSI - SoC 2008}, year = {2008}, month = {October 13-15}, address = {Rhodes Island, Greece}, abstract = {Multi-Cluster Very Long Instruction Word (VLIW) architectures are currently designed by using platform-based synthesis techniques. In these approaches, a wide range of platform parameters is tuned to find the best trade-offs in terms of the selected figures of merit (such as energy, delay and area). This optimization phase is called Design Space Exploration (DSE) and it generally consists of a Multi-Objective Optimization (MOO) problem. The design space for a Multi-Cluster architecture is too large to be evaluated comprehensively. So far, several heuristic techniques have been proposed to address the MOO problem, but they are characterized by low efficiency to identify the Pareto front. In this paper, we propose an efficient DSE methodology leveraging neural networks. In particular, an initial design-of-experiments phase is used for generating a coarse view of the target design space; neural networks are then trained and used to refine the exploration, by identifying efficiently the Pareto points of the design space. This process is iteratively repeated until the target criterion (convergence of the Pareto coverage) is satisfied. A set of experimental results are reported to trade-off accuracy and efficiency of the proposed techniques with actual workloads.}, keywords = {design space exploration, multi-objective optimization, neural networks, response surface, system-on-chip (SoC), very long instruction words (VLIW)}, author = {Mariani, Giovanni and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina} } @conference {81.sliceb08, title = {An Enhanced Service Provider Communication Interface with Client Priorization}, booktitle = {proceedings of IEEE/WFMC International Conference on e-Business}, year = {2008}, month = {July 26-29}, abstract = {With the increased dynamics of modern life, the efficiency and reliability of everyday services is emerging to be a fundamental concern. On the other hand, modern telecommunication technologies, like wireless Internet access, are penetrating all segments of our life. However, many every day activities and services still do not fully exploit new technologies. We propose an approach that enables increased deployment of E-commerce concepts in the fields where their usage was either small or negligible. Moreover, in the scope of the same concept, we introduce prioritization of clients in services where it was not commonly present to date. A solution for enhanced communication interface between service provider and customers is developed. As a case study, the system is designed and optimized for an implementation in a fast-food chain. The proposed solution is aiming at increasing of quality of service for customers, and at the same time increasing the operational efficiency of the provider. The main idea behind this approach is to enable customers to use their mobile devices, such as cell phones or PDAs, for browsing offered services or goods, viewing current service conditions and placing orders. We will detail mathematical model underneath and describe the implementation on both server and client side.}, author = {Lukovi{\'c}, Slobodan and Puzovi{\'c}, Nikola and Stanisavljevi{\'c}, Milo{\v s}} } @conference {74.Munich, title = {Executable Models and Verification from MARTE and SysML: a Comparative Study of Code Generation Capabilities}, booktitle = {Proceedings of MARTE Workshop (DATE08)}, year = {2008}, month = {March}, address = {Munich, Germany}, abstract = {In this paper two well known UML profiles, namely SysML and MARTE are closely examined and compared. Both profiles are well suited for the description of embedded systems, although focusing on different aspects and can therefore be considered as complementary. While SysML targets system engineering descriptions in a high level of abstraction and provide diagrams for requirements specification, MARTE is tailored for systems in which Real Time constraints play a major role. Expressiveness of such profiles and their matching with languages that represent the next step in the development of Hardware/Software systems will be the main subject of this work. A Wireless Sensor Network scenario is taken as a reference case study and used to illustrate a practical application of MDA.}, keywords = {automatic generation of code, high level design, profiling, unified modeling language (UML)}, author = {Mura, Marcello and Panda, Amrit and Prevostini, Mauro} } @conference {76.FiLuPa08, title = {Implementation of a Reconfigurable Data Protection Module for NoC-based MPSoCs}, booktitle = {Proceedings of the 21st IPDPS 2007 Reconfigurable Architecture Workshop (RAW), 21th IEEE International Parallel and Distributed Processing Symposium}, year = {2008}, month = {April}, address = {Miami, USA/FL}, abstract = {Security issues are emerging to be a basic concern in modern SoC development. Since in the field of on-chip interconnections the security problem continues to remain mostly an unexplored topic, this paper proposes a novel technique for data protection that uses the communication subsystem as basis. The proposed architecture works as a firewall managing the memory accesses on the basis of a lookup table containing the access rights. This module, called Data Protection Unit (DPU), has been designed for MPSoC architectures and integrated in the Network Interfaces near the shared memory. We implement the DPU inside an MPSoC architecture on FPGA and we add features to the module to be aware of dynamic reconfiguration of the system software. Starting from a general overview of our design down to components structure, we introduce the place and the role of the DPU module inside the system for a reconfigurable secure implementation of a MPSoC on FPGA. The description of the DPU concept, its implementation, and integration into the system are described in detail. Finally, the architecture is fully implemented on FPGA and tested on a Xilinx Virtex-II Pro board.}, keywords = {data protection, FPGA, multiprocessor system-on-chip (MPSoC), network-on-chip (NoC), reconfigurable systems, security}, doi = {http://dx.doi.org/10.1109/IPDPS.2008.4536514}, author = {Fiorin, Leandro and Lukovi{\'c}, Slobodan and Palermo, Gianluca} } @conference {83.Stuttgart, title = {Model-based Design Space Exploration for RTES with SysML and MARTE}, booktitle = {Proceedings of FDL08}, year = {2008}, month = {September}, address = {Stuttgart, Germany}, abstract = {The features of the emerging modeling languages for system design allow designers to build models of almost any kind of heterogeneous hardware-software systems, including Real Time Embedded Systems (RTES). An important goal to achieve is the implementation and use of these models in all the steps of a common design flow. One of these steps is the Design Space Exploration (DSE), which helps designers in discovering the optimal solutions among all possible combinations after mapping functional to architectural specifications; for RTES this step is particularly hard as it should include scheduling analysis in order to proof the time validity after the mapping. This paper presents some guidelines on how to use SysML and MARTE profiles to identify design points fulfilling the timing constraints of an RTES, and thus allowing to automatize DSE analysis within the system design phase.}, keywords = {high level design, unified modeling language (UML)}, doi = {http://dx.doi.org/10.1109/FDL.2008.4641446}, author = {Mura, Marcello and Murillo, Luis Gabriel and Prevostini, Mauro} } @conference {91.FePoStTa08, title = {A Protocol For Pervasive Distributed Computing Reliability}, booktitle = {SecPri_WiMob 2008}, year = {2008}, month = {10/2008}, publisher = {IEEE}, organization = {IEEE}, address = {Avignon, France}, abstract = {The adoption of new hardware and software architectures will make future generations of pervasive devices more flexible and extensible. Networks of computational nodes will be used to compose such systems. In these networks tasks will be delegated dynamically to different nodes (that may be either general purpose or specialized). Thus, a mechanism to verify the reliability of the nodes is required, especially when nodes are allowed to move in different networks. In this context, the reliability of nodes is determined by their ability to execute the tasks assigned to them with the promised performances. This paper proposes a protocol to evaluate the reliability of the different nodes in the network, thus providing a trusting mechanism among nodes which can also manage the soft/hard real-time constrains of task execution. Some simulation results are also shown to help describing the properties of the protocol.}, keywords = {protocol, quality of service (QoS), security, trusting}, author = {Ferrante, Alberto and Pompei, Roberto and Stulova, Anastasia and Taddeo, Antonio Vincenzo} } @article {84.AlGaSte2008, title = {Secure Memory Accesses on Networks-on-Chip}, journal = {IEEE Transactions on Computers}, volume = {57}, number = {9}, year = {2008}, month = {September}, pages = {1216-1229}, abstract = {Security is gaining relevance in the development of embedded devices. Towards a secure system at each level of design, this paper addresses security aspects related to Network on Chip (NoC) architectures, foreseen as the communication infrastructure of next-generation embedded devices. In the context of NoC-based multiprocessor systems, we focus on the topic, not yet thoroughly faced, of data protection. In this paper, we present a secure NoC architecture composed of a set of Data Protection Units (DPUs) implemented within the Network Interfaces (NIs)1. The run-time configuration of the programmable part of the DPUs is managed by a central unit, the Network Security Manager (NSM). The DPU, similar to a firewall, can check and limit the access rights (none, read, write, or both) of processors accessing data and instructions in a shared memory. In particular, the DPU can distinguish between the operating roles (supervisor/user and secure/non secure) of the processing elements.We explore alternative implementations of the DPU and demonstrate how this unit does not affect the network latency if the memory request has the appropriate rights. We also focus on the dynamic updating of the DPUs to support their utilization in dynamic environments, and on the utilization of authentication techniques to increase the level of security.}, keywords = {data protection, embedded systems, multiprocessor system-on-chip (MPSoC), network-on-chip (NoC), security}, doi = {http://dx.doi.org/10.1109/TC.2008.69}, author = {Fiorin, Leandro and Palermo, Gianluca and Lukovi{\'c}, Slobodan and Catalano, Valerio and Silvano, Cristina} } @conference {88.FiPaSi08, title = {A Security Monitoring Service for NoCs}, booktitle = {Sixth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS{\textquoteright}08)}, year = {2008}, month = {10/2008}, address = {Atlanta, Georgia, USA.}, abstract = {As computing and communications increasingly pervade our lives, security and protection of sensitive data and systems are emerging as extremely important issues. Networks-on- Chip (NoCs) have appeared as design strategy to cope with the rapid increase in complexity of Multiprocessor Systems- on-Chip (MPSoCs), but only recently research community have addressed security on NoC-based architectures. In this paper, we present a monitoring system for NoC based architectures, whose goal is to help detect security violations carried out against the system.Information col- lected are sent to a central unit for efficiently counteracting actions performed by attackers.We detail the design of the basic blocks and analyse overhead associated with the ASIC implementation of the monitoring system, discussing type of security threats that it can help detect and counteract.}, keywords = {embedded systems, multiprocessor system-on-chip (MPSoC), network-on-chip (NoC), security}, doi = {http://dx.doi.org/10.1145/1450135.1450180}, author = {Fiorin, Leandro and Palermo, Gianluca and Silvano, Cristina} } @conference {61.PaMaSiLo07, title = {Application-Specific Topology Design Customization for STNoC}, booktitle = {DSD07, in proceedings of 10th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD 07)}, year = {2007}, month = {August 29-31}, address = {L{\"u}beck, Germany}, abstract = {Customized network-oriented communication architectures have recently become a must to support high bandwidth SoCs. To this end, a corresponding communication design flow is necessary to support the design space exploration of complex SoCs with tight design constraints. In order to exploit the benefits introduced by the NoC approach for the on-chip communication, the paper presents a Pareto Simulated Annealing (PSA) approach for the customization of the network topology. The proposed PSA approach has been applied to STNoC, the Network on Chip developed by STMicroelectronics. Starting from the ring topology, the proposed application-specific design flow tries to find a set of customized topologies (optimized in terms of performance and area/energy overhead) by adding custom links up to the spidergon topology.}, keywords = {application specific design, mapping, network-on-chip (NoC), STNoC, topology customization}, doi = {http://dx.doi.org/10.1109/DSD.2007.4341522}, author = {Palermo, Gianluca and Mariani, Giovanni and Silvano, Cristina and Locatelli, Riccardo and Coppola, Marcello} } @conference {68.FiPaLuSi07, title = {A Data protection Unit for NoC-based Architecture}, booktitle = {CODES+ISSS 2007, in proceedings of the Fifth IEEE/ACM/FIP International Conference of Hardware/Software Codesign and System Synthesis (CODES+ISSS 2007)}, year = {2007}, month = {September 30}, address = {Salzburg, Austria}, abstract = {Security is gaining increasing relevance in the development of embedded devices. Towards a secure system at each level of design, this paper addresses the security aspects related to Network-on-Chip (NoC) architectures, foreseen as the communication infrastructure of next generation embedded devices. In the context of NoC-based Multiprocessor systems, we focus on the topic, not thoroughly faced yet, of data protection. We present the architecture of a Data Protection Unit (DPU) designed for implementation within the Network Interface (NI). The DPU supports the capability to check and limit the access rights(none, read, write or both) of processors requesting access to data locations in a shared memory - in particular distinguishing between the operating roles (supervisor or user) of processing elements. We explore different alternative implementations and demonstrate how the DPU unit does not affect the network latency if the memory request has the appropriate rights. In the experimental section we show synthesis results for different ASIC implementations of the Data Protection Unit.}, keywords = {data protection, embedded systems, multiprocessor system-on-chip (MPSoC), network-on-chip (NoC), security}, doi = {http://dx.doi.org/10.1145/1289816.1289858}, author = {Fiorin, Leandro and Palermo, Gianluca and Lukovi{\'c}, Slobodan and Silvano, Cristina} } @conference {54.FePi07, title = {High-level Architecture of an IPSec-dedicated System on Chip}, booktitle = {proceedings of NGI 2007}, year = {2007}, month = {May}, publisher = {IEEE Press}, organization = {IEEE Press}, address = {Trondheim, Norway}, abstract = {IPSec is a suite of protocols which adds security to communications at the IP level. Protocols within the IPSec suite make extensive use of cryptographic algorithms. Since these algorithms are computationally very intensive, some hardware acceleration is needed to support high throughput. In this paper we propose a high level architecture of a System on Chip (SoC) which implements IPSec. This SoC has been thought to be placed on the main data path of the host machine (flow-through architecture), thus allowing for transparent processing of IPSec traffic. The functionalities of the different blocks and their interactions, along with an estimation of the internal memory size, are also shown.}, keywords = {accelerator, IPSec, priority, quality of service (QoS), security, system-on-chip (SoC), SystemC}, author = {Ferrante, Alberto and Piuri, Vincenzo} } @misc {52.Prevo2007MISC, title = {Introduction to SysML}, year = {2007}, month = {April 20}, abstract = {The Systems Modeling Language (SysML) is a general-purpose graphical modeling language for specifying, analyzing, designing, and verifying complex systems that may include hardware, software, information, personnel, procedures, and facilities. It is a response to the UML for Systems Engineering RFP developed by OMG, INCOSE, and the ISO AP233 workgroup. In this presentation I will provide an overview of SysML in particular by showing the diagrams that describe the four pillars of SysML: Requirements, Behavior, Structure, and Parametrics. The diagrams will be shown by means of a simple case study in the field of Wireless Sensor Network.}, keywords = {embedded systems, systems modeling language (SysML), wireless sensor networks}, author = {Prevostini, Mauro} } @conference {57.PaMaSiLoCo07, title = {Mapping and Topology Customization Approaches for Application-Specific STNoC Designs}, booktitle = {IEEE Proceedings of ASAP{\textquoteright}07 - 18th International Conference on Application-specific Systems, Architectures and Processors}, year = {2007}, month = {July}, address = {Montr{\'e}al, Qu{\'e}bec, Canada}, abstract = {Application-specific network-oriented communication architectures have recently become an effective solution to support high bandwidth Systems on-Chip. The Network on-Chip architectures considered so far range from regular to fully customized topologies for application specific designs requiring high-level bandwidth. To this end, a networkcentric design flow is necessary to support the design space exploration of complex SoCs with tight design constraints. This paper introduces four different approaches based on the orthogonalization of core mapping and topology customization applied to STNoC, the Network on-Chip developed by STMicroelecronics. The four methods are derived from the combination of the initial mappings to two standard topologies (ring and spidergon) with two types of topology customization based on the insertion of cross-links to reduce the network distance of standard topologies}, keywords = {application specific design, mapping, network-on-chip (NoC), STNoC, topology customization}, doi = {http://dx.doi.org/10.1109/ASAP.2007.4429959}, author = {Palermo, Gianluca and Mariani, Giovanni and Silvano, Cristina and Locatelli, Riccardo and Coppola, Marcello} } @conference {67.ReEiGr07, title = {Power Attacks Resistance of Cryptographic S-boxes with added Error Detection Circuits}, booktitle = {proceedings of: {\textquoteright}22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT{\textquoteright}07)}, year = {2007}, month = {September 26-28}, address = {Rome, Italy}, abstract = {Many side-channel attacks on implementations of cryptographic algorithms have been developed in recent years demonstrating the ease of extracting the secret key. In response, various schemes to protect cryptographic devices against such attacks have been devised and some implemented in practice. Almost all of these protection schemes target an individual side-channel attack and consequently, it is not obvious whether a scheme for protecting the device against one type of side-channel attacks may make the device more vulnerable to another type of side-channel attacks. We examine in this paper the possibility of such a negative impact for the case where fault detection circuitry is added to a device (to protect it against fault injection attacks) and analyze the resistance of the modified device to power attacks. To simplify the analysis we focus on only one component in the cryptographic device (namely, the S-box in the AES and Kasumi ciphers), and perform power attacks on the original implementation and on a modified implementation with an added parity check circuit. Our results show that the presence of the parity check circuitry has a negative impact on the resistance of the device to power analysis attacks.}, keywords = {cryptography, fault tolerance, reliable applications, side channel attacks}, author = {Regazzoni, Francesco and Eisenbarth, Thomas and Gro{\ss}sch{\"a}dl, Johann and Breveglieri, Luca and Ienne, Paolo and Koren, Israel and Paar, Christof} } @conference {49.MuPaNeSaFa07, title = {Power Modeling and Power Analysis for IEEE 802.15.4: a Concurrent State Machine Approach}, booktitle = {Proceedings of CCNC 2007}, year = {2007}, month = {January 11-13}, address = {Las Vegas, USA}, abstract = {802.15.4 is a recent low-rate/low-power standard for wireless personal area and sensor networks. Its simple infrastructure, intermediate range and good power performance make it a candidate for applications that require a reasonably low throughput but a very high device lifetime and power efficiency. An experimental power analysis of an 802.15.4 implementation is carried out, providing a detailed power model of the protocol based on concurrent state machines; resulting power model is then used to generate a customized simulator. The model has been validated through a set of experiments and provides good accuracy; results are discussed, considering in particular use of the model as a basis for subsequent optimizations on 802.15.4 networks.}, keywords = {low power design, modeling, wireless sensor networks}, doi = {http://dx.doi.org/10.1109/CCNC.2007.135}, author = {Mura, Marcello and Paolieri, Marco and Negri, Luca and Fabbri, Fabio and Sami, Mariagiovanna} } @conference {58.FeChPi07, title = {A Query Unit for the IPSec Databases}, booktitle = {SECRYPT 2007}, year = {2007}, month = {07/2007}, address = {Barcelona, Spain}, abstract = {IPSec is a suite of protocols that adds security to communications at the IP level. Protocols within IPSec make extensive use of two databases, namely the Security Policy Database (SPD) and the Security Association Database (SAD). The ability to query the SPD quickly is fundamental as this operation needs to be done for each incoming or outgoing IP packet, even if no IPSec processing needs to be applied on it. This may easily result in millions of query per second in gigabit networks. Since the databases may be of several thousands of records on large secure gateways, a dedicated hardware solution is needed to support high throughput. In this paper we discuss an architecture for these query units, we propose different query methods for the two databases, and we compare them through simulation. Two different versions of the architecture are presented: the basic version is modified to support multithreading. As shown by the simulations, this technique is very effective in this case. The architecture that supports multithreading allows for 11 million queries per second in the best case.}, keywords = {accelerator, database, IPSec, security, security association database (SAD), security policy database (SPD), system-on-chip (SoC), SystemC}, author = {Ferrante, Alberto and Chandra, Satish and Piuri, Vincenzo} } @conference {70.PaBoSa07, title = {ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching}, booktitle = {Proceedings of 15th Annual IFIP International Conference on Very Large Scale Integration {(IFIP-VLSI 07)},(best paper award)}, year = {2007}, month = {October 15-17}, address = {Atlanta, Georgia, USA}, abstract = {Text pattern matching is one of the main and most computation intensive parts of systems such as Network Intrusion Detection Systems and DNA Sequencing Matching. Soft- ware solutions to this are available but often they do not satisfy the requirements in terms of performance. This pa- per presents a new hardware approach for regular expression matching: ReCPU. The proposed solution is a parallel and pipelined architecture able to deal with the common regular expression semantics. This implementation based on several parallel units achieves a throughput of more than one char- acter per clock cycle (maximum performance of state of the art solutions) requiring just O(n) memory locations (where n is the length of the regular expression). Performance has been evaluated synthesizing the VHDL description. Area and time constraints have been analyzed. Experimental re- sults are obtained simulating the architecture.}, doi = {http://dx.doi.org/10.1109/VLSISOC.2007.4402466}, author = {Paolieri, Marco and Bonesana, Ivano and Santambrogio, Marco Domenico} } @conference {64.Barcellona2, title = {SC2: State Charts to System C: Automatic Executable Models Generation}, booktitle = {proceedings FDL07}, year = {2007}, month = {September}, address = {Barcelona, Spain}, abstract = {The recent development of embedded systems calls for the necessity of a complete framework for design and simulation of applications that span through all levels of system design. Desirable characteristics of such a framework are rapidity of use, simplicity and reusability. For this purpose we already introduced a generator that converts specifications written with a subset of StateCharts to behavioral SystemC [9] [11]. In this paper we present the new version of our tool: most of the limitations of the previous versions have been overcome, the considered subset of the StateCharts formalism has been extended and the target has been changed from behavioral to Register Tranfer Level (RTL) SystemC. A major enhancement of this new version is the possibility of obtaining various module instances starting from a single specification, which is vital in some contexts (e.g. Wireless Sensors Networks simulation). The semantics chosen for our StateCharts diagrams is clearly described. The generation of executable models as well as the kernel template of the generated code are discussed in detail.}, keywords = {code generation, StateCharts, SystemC, unified modeling language (UML)}, author = {Mura, Marcello and Paolieri, Marco} } @conference {59.ReBaEi07, title = {Simulation-based Methodology for Evaluating DPA-Resistance of Cryptographic Functional Units with Application to CMOS and MCML Technologies}, booktitle = {International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS IC 07)}, year = {2007}, month = {July 16-19}, address = {Samos, Greece}, abstract = {This paper explores the resistance of MOS Current Mode Logic (MCML) against Differential Power Analysis (DPA) attacks. Circuits implemented in MCML, in fact, have unique characteristics both in terms of power consumption and the dependency of the power profile from the input signal pattern. Therefore, MCML is suitable to protect cryptographic hardware from DPA and similar side-channel attacks. In order to demonstrate the effectiveness of different logic styles against power analysis attacks, the non-linear bijective function of the Kasumi algorithm (known as substitution box S7) was implemented with CMOS and MCML technology, and a set of attacks was performed using power traces derived from SPICE-level simulations. Although all keys were discovered for CMOS, only very few attacks to MCML were successful.}, keywords = {current mode logic (CML), differential power analysis (DPA), power simulation, side channel attacks}, author = {Regazzoni, Francesco and Badel, St{\'e}phane and Eisenbarth, Thomas and Gro{\ss}sch{\"a}dl, Johann and Poschmann, Axel and Toprak, Zeynep and Macchetti, Marco and Pozzi, Laura and Paar, Christof and Leblebici, Yusuf and Ienne, Paolo} } @conference {50.MuPaNeSa07, title = {StateCharts to SystemC: a High Level Hardware Simulation Approach}, booktitle = {Proceedings of GLSVLSI 2007}, year = {2007}, month = {March 11-13}, address = {Stresa, Italy}, abstract = {In this paper we present a tool that converts specifications written with a subset of StateCharts into SystemC behavioral models. The main advantages of such an approachare rapidity of use, simplicity and reusability. Various systems can be modeled at different levels of abstraction and accuracy through StateCharts and different peculiar aspects (e.g. energy, performances) can be taken into consideration. Moreover different parts of the design can be identified at different detail levels. The kernel of the simulator is fully discussed together with its mapping to the semantics of our StateCharts diagrams. As a case study we present here a model of the IBM PowerPC 750 Cache system and the respective SystemC simulator automatically generated by our tool.}, keywords = {code generation, StateCharts, SystemC, unified modeling language (UML)}, doi = {http://dx.doi.org/10.1145/1228784.1228904}, author = {Mura, Marcello and Paolieri, Marco and Negri, Luca and Sami, Mariagiovanna} } @conference {66.PaMaSi07, title = {A Topology Design Customization Approach for (STNoC)}, booktitle = {Nano-Nets 07, in proceedings of 2nd International Conference on Nano-Networks (Nano-Nets 2007).}, year = {2007}, month = {September 24-26}, address = {Catania, Italy}, abstract = {To support high bandwidth SoCs, a communication design flow is necessary for the design space exploration respecting tight design requirements. In order to exploit the benefits introduced by the NoC approach for the on-chip communication, the paper presents a design flow for the core mapping and customization of the network topology applied to STNoC, the Network on-Chip developed by STMicroelectronics. Starting from ring topology, the proposed application-specific flow tries to find a set of customized topologies, optimized in terms of performance and area/energy overhead, by adding links. The generated STNoC custom topologies provide a reduced cost with respect to the spidergon topology.}, keywords = {application specific design, mapping, network-on-chip (NoC), STNoC, topology customization}, doi = {http://dx.doi.org/10.1109/ASAP.2007.4429959}, author = {Palermo, Gianluca and Mariani, Giovanni and Silvano, Cristina and Locatelli, Riccardo and Coppola, Marcello} } @conference {44.SivaPrev2006, title = {Bridging the Gap between SysML and Design Space Exploration}, booktitle = {FDL{\textquoteright}06 Proceedings}, year = {2006}, month = {September 19-22}, pages = {389-394}, address = {Darmstadt, Germany}, abstract = {In the last few years the embedded systems design discipline required new design methodologies and new specification languages to support system engineers in developing heterogeneous systems where hardware and software are combined. One of the emerging modeling languages for system designers is the UML-based language called Systems Modeling Language (SysML). One of the most important tasks to be addressed early in the system design phase is the Design Space Exploration (DSE). DSE helps designers in discovering the optimal solutions among all possible combinations after mapping functional to architectural specifications. This paper describes an approach on how to use SysML for a DSE analysis within a system design phase.}, keywords = {design space exploration, HW/SW co-design, modeling languages, systems modeling language (SysML)}, author = {Sivakumar, Ganesan and Prevostini, Mauro} } @conference {43.PeUpSa, title = {Particle Swarm Optimization with Discrete Recombination: An Online Optimizer for Evolvable Hardware}, booktitle = {1st NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2006)}, year = {2006}, month = {June 16-18}, address = {Istanbul, Turkey}, abstract = {Self-reconfigurable adaptive systems have the possibility of adapting their own hardware configuration. This feature provides enhanced performance and flexibility, reflected in computational cost reductions. Self-reconfigurable adaptation requires powerful optimization algorithms in order to search in a space of possible hardware configurations. If such algorithms are to be implemented on chip, they must also be as simple as possible, so the best performance can be achieved with the less cost in terms of logic resources, convergence speed, and power consumption. This paper presents an hybrid bio-inspired optimization technique that introduces the concept of discrete recombination in a particle swarm optimizer, obtaining a simple and powerful algorithm, well suited for embedded applications. The proposed algorithm is validated using standard benchmark functions and used for training a neural network-based adaptive equalizer for communications systems.}, author = {Pe{\~n}a, Jorge and Upegui, Andres and Sanchez, Eduardo} } @conference {41.TaFePi2006, title = {Scheduling Small Packets in IPSec-based Systems}, booktitle = {CCNC}, year = {2006}, month = {January 8}, address = {Las Vegas, NV, USA}, abstract = {IPSec is a suite of protocols that adds security to communications at the IP level. Protocols within the IPSec suite make extensive use of cryptographic algorithms. Since these algorithms are computationally very intensive, some hardware acceleration is needed to support high throughput. IPSec accelerator performance may heavily depend on the dimension of the packets to be processed. When packets are small, the time needed to transfer data and to set up the accelerator may exceed the one to process the packets (e.g. to encrypt) by software. In this paper, we propose a solution for this problem. High-level simulations and the related results are provided to show the properties of the algorithm.}, keywords = {accelerator, HW/SW co-design, IPSec, scheduling algorithm, security}, doi = {http://dx.doi.org/10.1109/CCNC.2006.1593123}, author = {Taddeo, Antonio Vincenzo and Ferrante, Alberto and Piuri, Vincenzo} } @conference {28.1049903, title = {Application-Driven Optimization of VLIW Architectures: A Hardware-Software Approach}, booktitle = {RTAS {\textquoteright}05: Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium}, year = {2005}, month = {03/2005}, pages = {128{\textendash}137}, publisher = {IEEE Computer Society}, organization = {IEEE Computer Society}, address = {Washington, DC, USA}, abstract = {A large number of embedded multimedia applications are characterized by high instruction-level parallelism (ILP) expecially in the most critical internal loop bodies. Very Large Instruction Word (VLIW) architectures Application Specific Instruction Set Processors (ASIP) are best suited to exploit such parallelism. Fast design space exploration and optimization of VLIW architecture to a specific application target is increasingly becoming the crucial factor to achieve higher efficiency designs in a relatively small amount of time. In this paper we propose an example of VLIW architecture application driven optimization using the VEX (VLIW Example) system. A typical image processing application, the Imaging Pipeline, has been chosen as an example.}, keywords = {design space exploration, embedded systems, HW/SW co-design, HW/SW partitioning, system level design, very long instruction words (VLIW)}, isbn = {0-7695-2302-1}, doi = {http://dx.doi.org/10.1109/RTAS.2005.9}, author = {Ferrante, Alberto and Piscopo, Giuseppe and Scaldaferri, Stefano} } @conference {34.BaLaPrevos2005, title = {Design and Synthesis of Reusable Platforms with Programmable Interconnects}, booktitle = {UML-SoC 2005}, year = {2005}, month = {June 12}, pages = {43-48}, address = {Anaheim, California}, abstract = {Platform based design requires to restrict the number of possible design choices in order to make it possible to come up with programmable solutions able to cope with the current complexity of System-On-Chip (SoC) designs. Nowadays there is a general consensus toward the fact that an effective Electronic System Level (ESL) design methodology must provide a specific support for platform specification, hardware/software partitioning and programmatic interfaces synthesis in order to allow designers to exploit the potentials of state-of-the-art technologies. In this work we present a methodology that leverages on UML for building new architectural platforms to be used to be used in the system design process. We show how our methodology can allow to reuse pre-designed platforms by adding new architectural components and by customizing their interconnections}, keywords = {HW/SW co-design, system-on-chip (SoC), unified modeling language (UML)}, author = {Basu, Ananda Shankar and Lajolo, Marcello and Prevostini, Mauro} } @inbook {30.BaLaPre2005, title = {A Methodology for Bridging the Gap between UML and Codesign}, booktitle = {UML for SOC Design}, year = {2005}, pages = {119-146}, publisher = {Springer}, organization = {Springer}, address = {Dordrecht, The Netherlands}, abstract = {The Unified Modeling Language (UML) is getting more popular among system designers due to the need to raise the level of abstraction in system specifications. We present here a methodology that integrates UML specifications with a hardware/software codesign platform. This work aims to give a contribution toward SoC Design Automation starting from system level specification down to hardware/software partitioning and integration.}, keywords = {HW/SW co-design, methodology, system specifications, unified modeling language (UML)}, author = {Basu, Ananda Shankar and Lajolo, Marcello and Prevostini, Mauro}, editor = {Martin, Grant and Muller, Wolfgang} } @conference {26.BoFeDuPi2004, title = {A Methodology for Testing IPSec-based Systems}, booktitle = {SoftCOM 2004}, year = {2004}, month = {October}, pages = {22-26}, address = {Split}, abstract = {{IPSec is a suite of protocols adding security to communications at the IP level. This suite of protocols is becoming more and more important as it is included as mandatory security mechanism in IPv6. This paper focuses on a methodology for testing IPSec implementations. A UML model of the IPSec suite of protocols was developed. Test cases were obtained applying a coverage method on the same model.}}, keywords = {encapsulating security payload (ESP), IPSec, security, testing, unified modeling language (UML)}, author = {Boiko, Uljana and Ferrante, Alberto and Lo Duca, Antonietta and Piuri, Vincenzo} } @conference {23.BaLaPre2004, title = {UML in an Electronic System Level Design Methodology}, booktitle = {UML-SOC{\textquoteright}04}, year = {2004}, month = {June 6}, pages = {47-52}, address = {San Diego, California}, abstract = {The interest in System-On-Chip (SoC) design using the Unifed Modeling Language (UML) has been growing significantly during the last couple of years. In this paper we would like to present a methodology that aims to address embedded systems design issues at multiple levels of abstraction and to support a function/architecture codesign process. Our approach integrates UML with high-level synthesis and hardware/software co-verification techniques in order to provide an automated flow for SoC design starting from system-level specifications down to hardware/software partitioning and integration. UML has been selected because it is platform independent and helps team members to share very efficiently relevant information during the various design phases, while high-level synthesis helps to evaluate constraints that the embedded system must satisfy: e.g. performance, power and cost starting from behavioral specifications. The paper aims to give a contribution towards SoC Design automation from System-level specification to hardware/software partitioning.}, keywords = {HW/SW co-design, methodology, system-on-chip (SoC), unified modeling language (UML)}, author = {Basu, Ananda Shankar and Lajolo, Marcello and Prevostini, Mauro} } @conference {24.LaBaPre2004, title = {UML Specifications Towards a Codesign Environment}, booktitle = {FDL{\textquoteright}04}, year = {2004}, month = {September 14-17}, pages = {313-324}, address = {Lille, France}, abstract = {The Unified Modeling Language (UML) is receiving more and more attention from system designers that need to model both hardware and software related aspects of a system. On the ground of the growing consensus toward the need to raise the level of abstraction in system specifications, we would like to present a methodology that aims to address embedded systems design issues at multiple levels of abstraction and to support a function/architecture codesign process. Our approach integrates UML with high-level synthesis and hardware/software co-verification techniques in order to provide an automated flow for SoC design starting from system-level specifications down to hardware/software partitioning and integration. UML has been selected because it is platform independent and helps team member to share very efficiently relevant information during the various design phases, while high-level synthesis helps to evaluate constraints that the embedded system must satisfy: e.g. performance, power and cost starting from behavioral specifications.}, keywords = {embedded systems, HW/SW co-design, system-on-chip (SoC), unified modeling language (UML)}, author = {Lajolo, Marcello and Basu, Ananda Shankar and Prevostini, Mauro} } @conference {25.PiPreSte2004, title = {UML System-Level Analysis and Design of Secure Communication Schemes for Embedded Systems}, booktitle = {FDL{\textquoteright}04}, year = {2004}, month = {September 14-17}, pages = {301-312}, address = {Lille, France}, abstract = {In this work we develop a secure communication protocol in the context of a Remote Meter Reading (RMR) System. We first analyze existing standards in secure communication (e.g. IPsec, SSL/TSL) and existing implementations aimed at embedded systems with low-power constraints in general (e.g. lwIP, lwBT, ZigBee). Then, starting from a Platform Independent Modeling (PIM), we develop a protocol concept to address authentication, integrity and confidentiality, also covering battery lifetime checking and theft monitoring. Finally the protocol itself is described by means of UML. Limited resource and low-power constraints are taken into account when examining secure-transmission features. RMR is thus an example of an application requiring a light-weight protocol combined with security features. One of the future objectives is to switch from the PIM description to PSM implementation.}, keywords = {embedded systems, low-power protocols, security, unified modeling language (UML)}, author = {Piscopo, Giuseppe and Prevostini, Mauro and Stefanini, Ivan} } @inbook {19.1016432, title = {UML-based specifications of an embedded system oriented to HW/SW partitioning: a case study}, booktitle = {Languages for system specification: Selected contributions on UML, systemC, system Verilog, mixed-signal systems, and property specification from FDL{\textquoteright}03}, year = {2004}, pages = {71-84}, publisher = {Kluwer Academic Publishers}, organization = {Kluwer Academic Publishers}, address = {Norwell, MA, USA}, abstract = {The Unified Modelling Language (UML) is a language for specifying, visualizing, constructing, and documenting the artefacts of software systems, as well as for modeling business and other non-software systems. The UML represents a collection of best engineering practices that succeeded in modelling large and complex systems; it is interesting to envision its extension for specification and modelling of hardware-software systems as well, starting with the first design phases, i.e. prior to hardware-software partitioning. This paper analyses the development of a solution able to define the hardware/software partitioning of an embedded system starting from its UML system specifications. The case study chosen is a Wireless Meter Reader (WMR) dedicated to the measurement of energy consumption. The designers evaluated the hardware/software partitioning solution in terms of cost, performance, size and consumption.}, keywords = {embedded systems, HW/SW partitioning, system specifications, unified modeling language (UML)}, isbn = {1-4020-7990-7}, author = {Prevostini, Mauro and Balzarini, Francesco and Kostadinov, Atanas Nikolov and Mankan, Srinivas and Martinola, Aris and Minosi, Antonio} } @conference {12.MiMaMaPreKoBa2003, title = {Intelligent, low-power and low-cost measurement system for energy consumption}, booktitle = {VECIMS 2003}, year = {2003}, month = {July 27-29}, pages = {125-130}, address = {Lugano}, abstract = {In the area of utility measurement systems, there is increasing awareness to the importance of using intelligent and secure meter readers. The aim is not simply that of reducing operational costs; aspects such as availability of real-time determination of consumption (mainly in the case of energy meters, but potentially also for water consumption etc.) are relevant not only for actions such as real-time billing but also in view of an increasing environmental awareness leading to {\textquoteright}preferential{\textquoteright} billing in particular times of the day or of the week and requiring availability of fine-grained statistics. All these actions in turn involve the requirement of data integrity; when utilities other than power providers are considered, the device should be battery-powered (and very long battery life must be granted), so that low-power design becomes a further requirement while being permanently either in active or in standby mode; moreover, not being connected to the power network means that wireless connections for transmitting and receiving information must be taken into account. Finally, these devices should be made available to the general public and thus be low-cost ones. This paper describes how all the above constraints have been analyzed in the design of a wireless meter reading system.}, keywords = {measurement systems, meter reading systems, power consumption}, author = {Minosi, Antonio and Martinola, Aris and Mankan, Srinivas and Prevostini, Mauro and Kostadinov, Atanas Nikolov and Balzarini, Francesco} } @conference {14.MiMaMaBaKoPre2003, title = {UML-based Specifications of an Embedded System Oriented to HW/SW Partitioning: a Case Study}, booktitle = {FDL{\textquoteright}03}, year = {2003}, month = {September 23-26}, pages = {226-237}, address = {Frankfurt}, abstract = {The Unified Modelling Language (UML) is a language for specifying, visualizing, constructing, and documenting the artefacts of software systems, as well as for modelling business and other non-software systems. The UML represents a collection of best engineering practices that succeeded in modelling large and complex systems; it is interesting to envision its extension for specification and modelling of hardware-software systems as well, starting with the first design phases, i.e. prior to hardware-software partitioning. This paper analyses the development of a solution able to define the hardware/software partitioning of an embedded system starting from its UML system specifications. The case study chosen is a Wireless Meter Reader (WMR) dedicated to the measurement of energy consumption. The designers evaluated the hard-ware/software partitioning solution in terms of cost, performance, size and consumption.}, keywords = {embedded systems, HW/SW partitioning, unified modeling language (UML)}, author = {Minosi, Antonio and Mankan, Srinivas and Martinola, Aris and Balzarini, Francesco and Kostadinov, Atanas Nikolov and Prevostini, Mauro} } @conference {7.MiMaMaPre, title = {System-level design of embedded applications by UML: the Wireless Meter Reading case}, booktitle = {MSy2002 Workshop}, year = {2002}, month = {October 3-4}, pages = {181-187}, address = {Winterthur}, abstract = {The Unified Modeling Language (UML) is a language for specifying, visualizing, constructing, and documenting the artifacts of software systems, as well as for business modeling and other non-software systems. The UML represents a collection of best engineering practices that have proven successful in the modeling of large and complex systems; it is interesting to envision its extension for specification and modeling of hardwaresoftware systems as well, since the first design phases, i.e. before hardware-software partitioning has been effected. This paper describes how UML has been used in the design of a wireless meter reading system consisting of hardware and software components.}, keywords = {embedded applications, unified modeling language (UML), wireless meter reading}, author = {Minosi, Antonio and Martinola, Aris and Mankan, Srinivas and Prevostini, Mauro} } @conference {3.CaPoMaMaBeBreFra2001, title = {Efficient C implementation of the ECC and AES cryptographic systems}, booktitle = {Technology Leadership Day - organized by the MicroSwiss Network}, year = {2001}, month = {October 10}, address = {Fribourg}, author = {Cassoli, Federico and Polloni, Flavio and Marchesin, Stefano and Macchetti, Marco and Bertoni, Guido Marco and Breveglieri, Luca and Fragneto, Pasqualina} }