ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute



This projects aims to design and develop a new generation of Ethernet PON-based devices that optimize the bandwidth usage as the installation costs. Our devices are compact FPGA-based, SOPC reconfigurable digital logic modules enclosing WDM technology to enhance the bandwidth available per node. Furthermore their modular and reconfigurable architecture allows scalable network design and in-field system upgrade. Additionally they include hardware bandwidth accelerators and propose some remote monitor and maintenance facilities. 

Head of project at USI Umberto Bondi
ALaRI Personnell Umberto Bondi
Starting date Tuesday, December 31, 2002
Duration (months) 12
Partners involved Università della Svizzera italiana, ALaRI (Switzerland)
Status Over