Export 61 results:[ Author] Title Type Year
Filters: First Letter Of Last Name is B [Clear All Filters]
"Jailbreak Imagers: Transforming a Single-Photon Image Sensor into a True Random Number Generator", International Image Sensor Workshop (IISW), Snowbird Resort, Utah, USA, June, 2013.
"Ensemble LSDD-based Change Detection Tests", IEEE-INNS International Joint Conference on Neural Networks (IJCNN16), Vancouver, Canada, 07/2016.
"An Incremental Change Detection Test Based on Density Difference Estimation", IEEE Transactions on Systems, Man, and Cybernetics: Systems, vol. 47, pp. 2714-2726, Oct, 2017.
"An Investigation of Sources of Randomness Within Discrete Gaussian Sampling", IACR Cryptology ePrint Archive, vol. 2017, pp. 298, 2017.
"Role Based Access Control for the interaction with Search Engines", COOPER Workshop in conjunction with EC-TEL07 Conference, September 17, 2007.
"COOPER: Towards A Collaborative Open Environment of Project-centred Learning", proceedings to EC-TEL'06 conference, Crete, Greece, October 1-4, 2006.
"An adaptable FPGA-based System for Regular Expression Matching", Proceedings of Design, Automation and Test in Europe (DATE) Conference, Munich, Germany, March 10-14, 2008.
"Creating an Embedded Systems Program from Scratch: Nine years of experience at ALaRI", Proceedings of the 2009 Workshop on Embedded System Education, Grenoble, France, October, 2009.
"The 'Smart Card System' project: From plastic money to mobile transaction support", Technology Leadership Day - organized by the MicroSwiss Network, Fribourg, October 10, 2001.
"An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW cores", DATE 2002, Paris, pp. 1128, March 4-8, 2002.
"Energy Estimation and Optimization of Embedded VLIW Processors based on Instruction Clustering", 39th Design Automation Conference, New Orleans, pp. 886-891, June 10-14, 2002.
"A Fast ULV Logic Synthesis Flow in Many-Vt CMOS Processes for Minimum Energy Under Timing Constraints", IEEE Transactions on Circuits and Systems II: Express Briefs , vol. 59-II, issue 12, pp. 947-951, 02/2012.
"A Fast ULV Logic Synthesis Flow in Many-Vt CMOS Processes for Minimum Energy under Timing Constraints", IEEE Transactions on Circuits and Systems II, vol. 59, issue 12, pp. 947-951, 2013.
"A Methodology for Testing IPSec-based Systems", SoftCOM 2004, Split, pp. 22-26, October, 2004.
"Lightweight AES-Based Authenticated Encryption", Fast Software Encryption (FSE), Singapore, March, 2013.
"A Pdf-free Change Detection Test Based on Density Difference Estimation", IEEE Transactions on Neural Networks and Learning Systems, vol. 29, issue 2, pp. 324 - 334, 11/2016, 2018.
"About the Performances of the Advanced Encryption Standard in Embedded Systems with Cache Memory", ISCAS 2003, Bangkok, pp. 145-148, May 25-28, 2003.
"Investigating echo state networks dynamics by means of recurrence analysis", IEEE Transactions on Neural Networks and Learning Systems, vol. 29, pp. 427 - 439, 02/2018.
"Critical echo state network dynamics by means of Fisher information maximization", 2017 International Joint Conference on Neural Networks (IJCNN), May, 2017.
"Multiplex visibility graphs to investigate recurrent neural network dynamics", Nature-Scientific reports, vol. 7, pp. 44037-44049, 03/2017.