Export 20 results:Author Title [ Type] Year
Filters: Author is Mariagiovanna Sami [Clear All Filters]
"Progettazione e valutazione di soluzioni wireless multi-hop per il monitoraggio ambientale", MIARIA: Techologia e Conoscenza al Servizio della Sicurezza, Missaglia, Italy, Bellavite, pp. 108-120, 2011.
"ADSC: Application-Driven Storage Control for Energy Efficiency", Information and Communication on Technology for the Fight against Global Warming - First International Conference ICT-GLOW, vol. 6868, Toulouse, France, Springer, pp. 165-179, 08/2011.
"Code Generation from Statecharts: Simulation of Wireless Sensor Networks", Proceedings of DSD08, Parma, Italy, September, 2008.
"Creating an Embedded Systems Program from Scratch: Nine years of experience at ALaRI", Proceedings of the 2009 Workshop on Embedded System Education, Grenoble, France, October, 2009.
"Design of Fault Tolerant Network Interfaces for NoCs", Proceedings of 14th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD'11), Oulu, Finland, September, 2011.
"Embedded Systems Education: Job Market Expectations", Workshop on Embedded and Cyber-Physical Systems Education (WESE) , New Delhi, India, ACM, 10/2014.
"Energy Estimation and Optimization of Embedded VLIW Processors based on Instruction Clustering", 39th Design Automation Conference, New Orleans, pp. 886-891, June 10-14, 2002.
"Flexible Power Modeling for Wireless Systems: Power Modeling and Optimization of two Bluetooth Implementations", WOWMOM '05: Proceedings of the Sixth IEEE International Symposium on a World of Wireless Mobile and Multimedia Networks (WoWMoM'05), Washington, DC, USA, IEEE Computer Society, pp. 408–416, 2005.
"FSM–based power modeling of wireless protocols: the case of bluetooth", ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and design, Newport Beach, California, USA, ACM Press, New York, USA, pp. 369-374, 2004.
"An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW cores", DATE 2002, Paris, pp. 1128, March 4-8, 2002.
"A Methodology for efficient architectural exploration of energy-delay trade-offs for embedded systems", SAC 2003, Melbourne, pp. 672-678, March, 2003.
"Modelling the Power Cost of Security in Wireless Sensor Networks : the Case of 802.15.4", Proceedings of IEEE ICT08, Saint Petersburg, Russia, June, 2008.
"Power Modeling and Power Analysis for IEEE 802.15.4: a Concurrent State Machine Approach", Proceedings of CCNC 2007, Las Vegas, USA, January 11-13, 2007.
"Security Aspects in Networks-on-Chips: Overview and Proposals for Secure Implementations", DSD07, in proceedings of 10th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD 07), Lübeck, Germany, August 29-31, 2007.
"Self-adaptive Security at Application Level: a Proposal", ReCoSoC 2007, Jun. 2007, in proceedings of ReCoSoC 2007, June, 2007.
"Speeding Security on the Intel StrongARM", Embedded Intel Solutions, pp. 31-33, 2005.
"StateCharts to SystemC: a High Level Hardware Simulation Approach", Proceedings of GLSVLSI 2007, Stresa, Italy, March 11-13, 2007.
"System Adaptivity and Fault-tolerance in NoC-based MPSoCs: the MADNESS Project Approach", Proceedings of the 15th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD'12), Izmir, Turkey, September 5-8, 2012.
"Fault-Tolerant Network Interfaces for Networks-on-Chip", IEEE Trans. Dependable Secur. Comput., vol. 11, issue 1, pp. 16–29, 01/2014.
"A system-level approach to adaptivity and fault-tolerance in NoC-based MPSoCs: The MADNESS project.", Microprocessors and Microsystems - Embedded Hardware Design, vol. 37, issue 6-7, pp. 515–529, 2013.