"Investigating echo state networks dynamics by means of recurrence analysis",
IEEE Transactions on Neural Networks and Learning Systems, vol. 29, pp. 427 - 439, 02/2018.
"An Investigation of Sources of Randomness Within Discrete Gaussian Sampling",
IACR Cryptology ePrint Archive, vol. 2017, pp. 298, 2017.
"A Kolmogorov-Smirnov Test to Detect Changes in Stationarity in Big Data",
IFAC-PapersOnLine, vol. 50, pp. 14260 - 14265, 2017.
"Linking run-time resource management of embedded multi-core platforms with automated design-time exploration",
IET Computers and Digital Techniques, vol. 5, no. -, pp. 123–135, 2011.
"A Middleware Approach to Achieving Fault-tolerance of Kahn Process Networks on Networks-on-Chips",
International Journal of Reconfigurable Computing, vol. 2011, no. Article ID 295385: Hindawi, pp. 14 pages, February, 2011.
"Midori: (A) Block Cipher for Low Energy (Extended Version)",
(IACR) Cryptology ePrint Archive, vol. 2015, 12/2015.
"Model-Free Fault Detection and Isolation in Large-Scale Cyber-Physical Systems",
IEEE Transactions on Emerging Topics in Computational Intelligence, vol. 1, pp. 61-71, Feb, 2017.
"Multiplex visibility graphs to investigate recurrent neural network dynamics",
Nature-Scientific reports, vol. 7, pp. 44037-44049, 03/2017.
"The (Not) Far-Away Path to Smart Cyber-Physical Systems: An Information-Centric Framework",
Computer, vol. 50, pp. 38-47, April, 2017.
"One-class classifiers based on entropic spanning graphs",
IEEE Transactions on Neural Networks and Learning Systems, vol. 28, issue 12, pp. 2846 - 2858, 11/2016, 2017.
"OSCAR: an Optimization Methodology Exploiting Spatial Correlation in Multi-core Design Space",
IEEE Transactions on Computer-Aided Design, vol. 21, issue 5, no. -: IEEE, pp. 740-753, 05/2012.
"A Pdf-free Change Detection Test Based on Density Difference Estimation",
IEEE Transactions on Neural Networks and Learning Systems, vol. 29, issue 2, pp. 324 - 334, 11/2016, 2018.
"On Practical Discrete Gaussian Samplers For Lattice-Based Cryptography",
IEEE Transaction on Computers, In Press.
"Scheduling Small packets in IPSec Multi-accelerator Based Systems",
Journal of Communication(JCM) Academy publisher, vol. 2, no. 2, Stresa, Italy, pp. 53-60, March, 2007.
"Secure Memory Accesses on Networks-on-Chip",
IEEE Transactions on Computers, vol. 57, no. 9, pp. 1216-1229, September, 2008.
"Securing Hardware Accelerators: a New Challenge for High-Level Synthesis",
IEEE Embedded Systems Letters, vol. 3, issue 10, pp. 77-80, 11/2017, 2018.
"Simulation-Time Security Margin Assessment against Power-Based Side Channel Attacks",
(IACR) Cryptology ePrint Archive, vol. 2014, 05/2014.
"Solving Multiobjective Optimization Problems in Unknown Dynamic Environments: An Inverse Modeling Approach",
IEEE Transactions on Cybernetics, vol. 47, issue 12, pp. 4223 - 4234, 11/2016, 2017.
"Stealthy Dopant-Level Hardware Trojans: Extended Version",
Journal of Cryptographic Engineering, vol. 4, issue 1, pp. 19-31, 04/2014.
"A system-level approach to adaptivity and fault-tolerance in NoC-based MPSoCs: The MADNESS project.",
Microprocessors and Microsystems - Embedded Hardware Design, vol. 37, issue 6-7, pp. 515–529, 2013.