Export 37 results:Author Title [ Type] Year
Filters: First Letter Of Title is M [Clear All Filters]
"Malware Threats and Solutions for Trustworthy Mobile Systems Design", Hardware Security and Trust: Design and Deployment of Integrated Circuits in a Threatened Environment, First edition; 2016: Springer, pp. 149-167, 2017.
"MDE Support for HW/SW Codesign: a UML-based Design Flow", Advances in Design Methods from Modeling Languages for Embedded Systems and SoC's, Dordrecht, The Netherlands, Springer, pp. 19-37, 2010.
"A Methodology for Bridging the Gap between UML and Codesign", UML for SOC Design, Dordrecht, The Netherlands, Springer, pp. 119-146, 2005.
"Model-Driven Evaluation of User-Perceived Service Availability", Dependable Computing, vol. 7869: Springer Berlin Heidelberg, pp. 39-53, May, 2013.
"Modeling Responsiveness of Decentralized Service Discovery in Wireless Mesh Networks", MMB & DFT, vol. 8376: Springer International Publishing Switzerland, pp. 88-102, 2014.
"The MULTICUBE Design Flow", Multi-objective Design Space Exploration of Multiprocessor SoC Architectures: Springer New York, pp. 3-17, 2011.
"MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures", VLSI 2010 Annual Symposium, vol. 105, Netherlands, Springer, pp. 47-63, 2011.
"MalAware: Effective and Efficient Run-time Mobile Malware Detector", The 14th IEEE International Conference on Dependable, Autonomic and Secure Computing (DASC 2016), Auckland, New Zealand, IEEE Computer Society Press, 08/2016.
"Malicious Wave: a Survey on Actively Tampering Using Electromagnetic Glitch", International Symposium on Electromagnetic Compatibility 2014, 08/2014.
"Mapping and Topology Customization Approaches for Application-Specific STNoC Designs", IEEE Proceedings of ASAP'07 - 18th International Conference on Application-specific Systems, Architectures and Processors, Montréal, Québec, Canada, July, 2007.
"A Memory Unit for Priority Management in IPSec Accelerators", proceedings of ICC07. Glasgow, Scotland: IEEE Communications Society, Glasgow, Scotland, June 24, 2007.
"Meta-model Assisted Optimization for Design Space Exploration of Multi-Processor Systems-on-Chip", Euromicro Proceedings of DSD'09 - Conference on Digital System Design, Patras, Greece, August, 2009.
"A Methodology for efficient architectural exploration of energy-delay trade-offs for embedded systems", SAC 2003, Melbourne, pp. 672-678, March, 2003.
"A Methodology for Proactive Maintenance of Uninterruptible Power Supplies", Latin-American Symposium on Dependable Computing (LADC2016) - Workshop on Dependability in Evolving Systems (WDES), Cali, Colombia, 10/2016.
"A Methodology for Testing IPSec-based Systems", SoftCOM 2004, Split, pp. 22-26, October, 2004.
"Middleware Approaches for Adaptivity of Kahn Process Networks on Networks-on-Chip", DASIP'11: Proceedings of the Conference on Design and Architectures for Signal and Image Processing, Tampere, Finland, pp. 1–8, November 2-4, 2011.
"Midori: A Block Cipher for Low Energy", 21st International Conference on the Theory and Application of Cryptology and Information Security ASIACRYPT 2015, vol. 9453, Auckland, New Zealand, Springer Berlin Heidelberg, pp. 411-436, 11/2015.
"A Model for the Evaluation of User-Perceived Service Properties", International Symposium on Parallel Distributed Processing, Workshops and Phd Forum (IPDPSW), Boston, Massachusetts, USA, IEEE Computer Society, May, 2013.
"Model-based Design Space Exploration for RTES with SysML and MARTE", Proceedings of FDL08, Stuttgart, Germany, September, 2008.
"Model-driven approach to design ICT infrastructure for precision farming", 17th IEEE Conference on Emerging Technologies and Factory Automation (ETFA), Kraków, Poland, IEEE Industrial Electronics Society, 09/2012.