ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
Search by content:
Search by:
Export 15 results:
[ Author(Desc)] Title Type Year
Filters: First Letter Of Title is I  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
A
Alippi, C., Q. Wen, and M. Roveri, "An improved Hilbert-Huang Transform for non-linear and time-variant signals", 26th Italian Workshop on Neural Networks (WIRN 2016), Vietri sul Mare, Salerno, Italy, pp. 1-8, 05/2016.
B
Banik, S., A. Bogdanov, T. Isobe, H. Hiwatari, T. Akishita, and F. Regazzoni, "Inverse Gating for Low Energy Block Ciphers", Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2018.
Bianchi, F. Maria, L. Livi, and C. Alippi, "Investigating echo state networks dynamics by means of recurrence analysis", IEEE Transactions on Neural Networks and Learning Systems, vol. 29, pp. 427 - 439, 02/2018.
Bona, A., M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, and R. Zafalon, "An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW cores", DATE 2002, Paris, pp. 1128, March 4-8, 2002.
Brannigan, S., N. Smyth, T. Oder, F. Valencia, E. O'Sullivan, T. Güneysu, and F. Regazzoni, "An Investigation of Sources of Randomness Within Discrete Gaussian Sampling", IACR Cryptology ePrint Archive, vol. 2017, pp. 298, 2017.
Bu, L., D. Zhao, and C. Alippi, "An Incremental Change Detection Test Based on Density Difference Estimation", IEEE Transactions on Systems, Man, and Cybernetics: Systems, vol. 47, pp. 2714-2726, Oct, 2017.
F
Ferrante, A., S. Chandra, and V. Piuri, "IPSec Database Query Acceleration", E-business and Telecommunications, vol. 23: Springer Berlin Heidelberg, pp. 188-200, 2009.
Fiorin, L., S. Luković, and G. Palermo, "Implementation of a Reconfigurable Data Protection Module for NoC-based MPSoCs", Proceedings of the 21st IPDPS 2007 Reconfigurable Architecture Workshop (RAW), 21th IEEE International Parallel and Distributed Processing Symposium, Miami, USA/FL, April, 2008.
R
Regazzoni, F., and P. Ienne, "Instruction Set Extensions for secure applications", Design, Automation Test in Europe Conference DATE 2016, Dresden, Germany, IEEE, pp. 1529-1534, 03/2016.
Regazzoni, F., L. Breveglieri, P. Ienne, and I. Koren, "Interaction between Fault Attack Countermeasures and the Resistance against Power Analysis Attacks", Fault Analysis in Cryptography: Springer Berlin Heidelberg, pp. 257-272, 2012.
Regazzoni, F., and M. Lajolo, "Interface Synthesis in Multiprocessing Systems-on-Chips", IP Based SoC Design 2004, Grenoble, December, 2004.