ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
Search by content:
Search by:
Export 8 results:
Author Title Type [ Year(Desc)]
Filters: Author is Guido Marco Bertoni  [Clear All Filters]
Cassoli, F., F. Polloni, S. Marchesin, M. Macchetti, G M. Bertoni, L. Breveglieri, and P. Fragneto, "Efficient C implementation of the ECC and AES cryptographic systems", Technology Leadership Day - organized by the MicroSwiss Network, Fribourg, October 10, 2001.
Bircan, A., M. Macchetti, G M. Bertoni, L. Breveglieri, V. Zaccaria, and P. Fragneto, "About the Performances of the Advanced Encryption Standard in Embedded Systems with Cache Memory", ISCAS 2003, Bangkok, pp. 145-148, May 25-28, 2003.
Bertoni, G M., L. Breveglieri, P. Fragneto, M. Macchetti, and S. Marchesin, "Efficient Software Implementation of AES on 32-Bit Platforms", CHES '02: Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems, London, UK, Springer-Verlag, pp. 159–171, 2003.
Macchetti, M., and G M. Bertoni, "Hardware Implementation of the Rijndael Sbox: a Case Study", ST Journal of System Research, pp. 84-91, July, 2003.
Macchetti, M., S. Marchesin, U. Bondi, L. Breveglieri, G M. Bertoni, and P. Fragneto, Method and circuit for data encryption/decryption, , no. US 09/974,705, April, 2003.
Bertoni, G M., L. Breveglieri, R. Farina, and F. Regazzoni, "Speeding Up AES By Extending a 32 bit Processor Instruction Set", ASAP '06: Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), Washington, DC, USA, IEEE Computer Society, pp. 275-282, 2006.