ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
TitleScheduling Small Packets in IPSec-based Systems
Publication TypeConference Paper
Year of Publication2006
AuthorsTaddeo, A V., A. Ferrante, and V. Piuri
Conference NameCCNC
Date PublishedJanuary 8
Conference LocationLas Vegas, NV, USA
Keywordsaccelerator, HW/SW co-design, IPSec, scheduling algorithm, security
Abstract

IPSec is a suite of protocols that adds security to communications at the IP level. Protocols within the IPSec suite make extensive use of cryptographic algorithms. Since these algorithms are computationally very intensive, some hardware acceleration is needed to support high throughput. IPSec accelerator performance may heavily depend on the dimension of the packets to be processed. When packets are small, the time needed to transfer data and to set up the accelerator may exceed the one to process the packets (e.g. to encrypt) by software. In this paper, we propose a solution for this problem. High-level simulations and the related results are provided to show the properties of the algorithm.

DOI10.1109/CCNC.2006.1593123