ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
TitleHardware scheduled SMP architectures
Publication TypePatent
Year of Publication2008
AuthorsLajolo, M., A C. Nacul, and F. Regazzoni
International Patent NumberUS 20080134187 A1
Application NumberUS 11/947,278
Date Published06/2008
Patent TypeApplication
Patent NumberUS 20080134187 A1
Abstract

A symmetric multiprocessor system employing a hardware constituted real-time operating system.