ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
TitleArea and Power Efficient Synthesis of DPA-Resistant Cryptographic SBoxes
Publication TypeConference Paper
Year of Publication2007
AuthorsGiaconia, M., M. Macchetti, F. Regazzoni, and K. Schramm
Conference NameInternational Conference on VLSI Design & Embedded Systems
Date PublishedJanuary 6-10
Conference LocationBangalore, India
Keywordsdifferential power analysis (DPA), low power design, side channel attacks
Abstract

This paper presents a novel design methodology for the hardware implementation of non-linear bijective functions, commonly used in most symmetric-key cryptographic algorithms and known as substitution boxes (S-boxes). The proposed technique thwarts a particularly relevant class of side-channel attacks against cryptographic hardware, that of differential power analysis attacks (DPA). In the proposed approach, the cost of the countermeasure is kept low in terms of silicon process overheads (standard CMOS gates used), area requirement, power consumption and latency, when compared to existing countermeasures. Its effectiveness is proven by showing resistance to simulated DPA attacks using power curves derived with SPICE simulation.

DOI10.1109/VLSID.2007.44