ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
TitleApplication-Specific Topology Design Customization for STNoC
Publication TypeConference Paper
Year of Publication2007
AuthorsPalermo, G., G. Mariani, C. Silvano, R. Locatelli, and M. Coppola
Conference NameDSD07, in proceedings of 10th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD 07)
Date PublishedAugust 29-31
Conference LocationL├╝beck, Germany
Keywordsapplication specific design, mapping, network-on-chip (NoC), STNoC, topology customization
Abstract

Customized network-oriented communication architectures have recently become a must to support high bandwidth SoCs. To this end, a corresponding communication design flow is necessary to support the design space exploration of complex SoCs with tight design constraints. In order to exploit the benefits introduced by the NoC approach for the on-chip communication, the paper presents a Pareto Simulated Annealing (PSA) approach for the customization of the network topology. The proposed PSA approach has been applied to STNoC, the Network on Chip developed by STMicroelectronics. Starting from the ring topology, the proposed application-specific design flow tries to find a set of customized topologies (optimized in terms of performance and area/energy overhead) by adding custom links up to the spidergon topology.

DOI10.1109/DSD.2007.4341522