ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
TitleAdaptable AES implementation with power-gating support
Publication TypeConference Paper
Year of Publication2016
AuthorsBanik, S., A. Bogdanov, T. Fanni, C. Sau, L. Raffo, F. Palumbo, and F. Regazzoni
Conference NameInternational Conference on Computing Frontiers CF'16
Date Published05/2016
PublisherACM Ney York, NY, USA
Conference LocationComo, Italy
ISBN Number978-1-4503-4128-8
KeywordsAES implementation, power analysis attacks, power modeling
Abstract

In this paper, we propose a reconfigurable design of the Advanced Encryption Standard capable of adapting at runtime to the requirements of the target application. Reconfiguration is achieved by activating only a specific subset of all the instantiated processing elements. Further, we explore the effectiveness of power gating and clock gating methodologies to minimize the energy consumption of the processing elements not involved in computation.

URLhttp://doi.acm.org/10.1145/2903150.2903488
DOI10.1145/2903150.2903488