/ by ID / 05dileMS
Total: 1
[publication]
Dilek Tekbas,
"Analysis of Automated Application-Specific Processor Design".
Master's thesis,
Advanced Learning and Research Institute, Faculty of Informatics, University of Lugano,
Lugano, Switzerland,
September
2006
.
| Abstract | Challenging performance, area and power requirements of embedded system applications have lead designers to turn towards customized-processors solutions. Application-Specific Instruction-set Processors (ASIP) combine the flexibility of general purpose processors which fail to satisfy the requirements of the embedded applications, with the benefits of Application Specific Integrated Circuits (ASIC) which don?t provide any flexibility and re-configurability. With ASIPs, it is possible to speed up the performance of a particular application by implementing application-specific Instruction Set Extensions (ISE) on a specialized hardware (Application specific Functional Unit which is also called AFU) coupled with a processor core. As these processors become available (e.g., Tensilica XTensa, ARC ARCtangent, STMicroelectronics ST200 and MIPS CorExtend), selection and implementation of ISEs in an automated fashion become fundamental. At this step, there are constraints which have to be taken into consideration, like data-flow constraints (convexity, schedulability), latency/area constraints and architectural constraints. Number of read and write ports between the AFUs and the processor register file are one of such architectural constraints and some processors indeed allow only two read and one write ports. On the other hand, a large availability of inputs and outputs to and from AFUs exposes high speedup. In this project, our aim is to exploit and bring forward ISE identification under microarchitectural constraints. We identify ISEs for a particular application without taking into account the limitation of actual register file ports and we implement them with serialized register file access with pipelining on a reconfigurable ARC processor and evaluate resulting speedup and area overhead. |
| Keywords | |
| Research area | System on Chip |
| Document |  permanent link
BibTeX |
Use this URL to link to this page:
http://www.alari.ch/Research/Theses/index.php?action=showcategory&by=ID&pub=05dileMS
http://www.alari.ch/Research/Theses/index.php?action=showcategory&by=ID&pub=05dileMS